SONY

Diagonal 8.35 mm (Type 1/2) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras

IMX385LQR-C

Description

The IMX385LQR-C is a diagonal 8.35 mm (Type 1/2) CMOS active pixel type solid-state image sensor with a square pixel array and 2.13 M effective pixels. This chip operates with analog 3.3 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.

(Applications: Surveillance cameras)

Features

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- ◆ Input frequency: 74.25 MHz / 37.125 MHz
- ◆ Number of recommended recording pixels: 1920 (H) x 1080 (V) approx. 2.07 M pixels
- Readout mode

All-pixel scan mode / Window cropping mode

Vertical / Horizontal direction: normal / inverted readout mode

Readout rate

Maximum frame rate in All-pixel scan mode: 120 frame / s

- ◆ Wide dynamic range (WDR) function Multiple exposure WDR
 - Digital overlap WDR
- ◆ Variable-speed shutter function (resolution 1H units)
- ◆ 10-bit / 12-bit A/D converter
- ◆ Conversion gain switching (HCG Mode / LCG Mode)
- ◆ CDS / PGA function

0 dB to 30 dB: Analog Gain 30 dB (step pitch 0.1 dB)

30.1 dB to 72 dB: Analog Gain 30 dB + Digital Gain 0.1 to 42 dB (step pitch 0.1 dB)

- ◆ Supports I/O switching
 - Low voltage LVDS (150 m Vp-p) serial (2 ch / 4 ch / 8 ch switching) DDR output CSI-2 serial data output (2 Lane / 4 Lane, RAW10 / RAW12 output)
- ◆ Recommended lens F number: 2.8 or more (Close side)
- ◆ Recommended exit pupil distance: -30 mm to -∞



Sony reserves the right to change products and specifications without prior notice.

This information does not convey any license by any implication or otherwise under any patents or other right.

Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

1

E16408

SONY

Device Structure

- ◆ CMOS image sensor
- ♦ Image size Type 1/2
- ◆ Total number of pixels 1952 (H) x 1113 (V) approx. 2.17 M pixels
- ♦ Number of effective pixels 1945 (H) × 1097 (V) approx. 2.13 M pixels
- ◆ Number of active pixels 1937 (H) × 1097 (V) approx. 2.12 M pixels
- ◆ Number of recommended recording pixels 1920 (H) x 1080 (V) approx. 2.07 M pixels
- ◆ Unit cell size 3.75 µm (H) x 3.75 µm (V)
- ◆ Optical black Horizontal (H) direction: Front 4 pixels, rear 0 pixels Vertical (V) direction: Front 16 pixels, rear 0 pixels
- ◆ Dummy
 Horizontal (H) direction: Front 0 pixels, rear 3 pixels
 Vertical (V) direction: Front 0 pixels, rear 0 pixels
- Substrate material Silicon

Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage (analog 3.3 V)	AV_{DD}	-0.3	4.0	٧	_
Supply voltage (interface 1.8 V)	OV_DD	-0.3	3.3	V	_
Supply voltage (digital 1.2 V)	DV_DD	-0.3	2.0	V	_
Input voltage	VI	-0.3	OV _{DD} + 0.3	V	Not exceed 3.3 V
Output voltage	VO	-0.3	OV _{DD} + 0.3	V	Not exceed 3.3 V
Operating temperature	Topr	-30	85	°C	_
Storage temperature	Tstg	-40	85	°C	_

Recommended Operating Conditions

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage (analog 3.3 V)	AV _{DD}	3.15	3.30	3.45	V
Supply voltage (Interface 1.8 V)	OV_{DD}	1.70	1.80	1.90	V
Supply voltage (digital 1.2 V)	DV_{DD}	1.10	1.20	1.30	V

USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time
- You should not use the Products for critical applications which may pose a life- or injury-threatening
 risk or are highly likely to cause significant property damage in the event of failure of the Products. You
 should consult your sales representative beforehand when you consider using the Products for such
 critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

 Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

Other Applicable Terms and Conditions

The terms and conditions in the Sony additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

General-0.0.8

Contents


Description	1
Features	
Device Structure	2
Absolute Maximum Ratings	3
Recommended Operating Conditions	3
USE RESTRICTION NOTICE	4
Optical Center	7
Pixel Arrangement	8
Block Diagram and Pin Configuration	g
Pin Description	11
Electrical Characteristics	
DC Characteristics	14
Current Consumption	15
AC Characteristics	
Master Clock Waveform (INCK)	16
XVS / XHS Input Characteristics In Slave Mode (DMODE pin = High)	17
Serial Communication	
I/O Equivalent Circuit Diagram	21
Spectral Sensitivity Characteristics	22
Image Sensor Characteristics	23
Zone Definition	23
Image Sensor Characteristics Measurement Method	24
Measurement Conditions	24
Color Coding of Physical Pixel Array	24
Definition of standard imaging conditions Measurement Method	24
Setting Registers Using Serial Communication	
Description of Setting Registers (4-wire)	20
Register Communication Timing (4-wire)	02
Register Communication Timing (4-wire)	02
Description of Setting Registers (I ² C)	7∠
Register Communication Timing (I^2C)	20
Communication Protocol	20
Register Write and Read (I^2 C)	30
Single Read from Random Location	30
Single Read from Current Location	30
Sequential Read Starting from Random Location	31
Sequential Read Starting from Current Location	31
Single Write to Random Location	32
Sequential Write Starting from Random Location	
Register Map	33
Readout Drive mode	
Sync code (Serial LVDS output)	
Sync Code Output Timing	
Image Data Output Format (CSI-2 output)	51
Frame Format	
Frame Structure	51
Embedded Data Line	
Image Data Output Format	
All-pixel scan mode (1080p-HD)	
Window Cropping Mode	
Description of Various Function	
Standby Mode	
Slave Mode and Master Mode	
Gain Adjustment Function	
Black Level Adjustment Function	
Normal Operation and Inverted Operation	
Shutter and Integration Time Settings	75

SONY

Example of Integration Time Setting	75
Normal Exposure Operation (Controlling the Integration Time in 1H Units)	
Long Exposure Operation (Control by Expanding the Number of Lines per Frame)	77
Example of Integration Time Settings	77
Signal Output	78
Output Pin Settings	
CSI-2 output	81
MIPI Transmitter	
Output Pin Bit Width Selection	84
Number of Internal A/D Conversion Bits Setting	85
Output Rate Setting	
Output Signal Range	
INCK Setting	87
Register Hold Setting	87
Software Reset (Low voltage LVDS serial only)	88
Mode Transitions	
Power-on and Power-off Sequence	9(
Power-on sequence	9(
Power-off sequence	91
Sensor Setting Flow	92
Setting Flow in Sensor Slave Mode	92
Setting Flow in Sensor Master Mode	
Peripheral Circuit	94
Spot Pixel Specifications	
Zone Definition	
Notice on White Pixels Specifications	
Measurement Method for Spot Pixels	
Spot Pixel Pattern Specification	99
Marking	
Notes On Handling	
Package Outline	
List of Trademark Logos and Definition Statements	104


Optical Center

Top View Package center Optical center Package reference (H, V)



Optical Center


Pixel Arrangement



^{*} Reference pin number is consecutive numbering of package pin array. See the Pin Configuration for the number of each pin.


Pixel Arrangement (Top View)

Block Diagram and Pin Configuration



Block Diagram

SONY IMX385LQR-C



*The N.C. pin that is shown with (GND) can be connected to GND, and the pin that not been described have to open.

Pin Configuration (Bottom View)

Pin Description

No.	Pin No.	I/O	Analog /Digital	Symbol	Description	Remarks
1	A1	_	_	N.C.	_	GND connectable
2	А3	I	Α	VRLST	Connected to VCPST pin	_
3	A4	Power	Α	VDDHPX	3.3 V power supply	_
4	A5	_	_	N.C.	_	_
5	A6	0	Α	VCPFR	Connected to VRLFR pin.	_
6	A7	Power	Α	VDDHCP	3.3 V power supply	_
7	A8	Power	Α	VDDHAN	3.3 V power supply	_
8	A9	Power	Α	VDDHAN	3.3 V power supply	_
9	A10	Power	Α	VDDHAN	3.3 V power supply	_
10	A12	_	_	N.C.	_	GND connectable
11	В3	I	Α	VRLFR	Connected to VCPFR pin.	_
12	B4	_	Α	VSSHPX	3.3V GND	_
13	B5	_	_	N.C.	_	_
14	B6	_	_	N.C.	_	GND connectable
15	B7	GND	Α	VSSHCP	3.3V GND	_
16	B8	GND	Α	VSSHAN	3.3V GND	_
17	B9	GND	Α	VSSHAN	3.3V GND	_
18	B10	_	_	N.C.	_	GND connectable
19	C1	_	_	N.C.	_	GND connectable
20	C2	_	_	N.C.	_	GND connectable
21	C3	_	_	N.C.	_	GND connectable
22	C4	_	_	N.C.	_	GND connectable
23	C5	0	Α	VLOADLM	Reference pin	_
24	C6	_	_	N.C.	_	GND connectable
25	C7	0	_	VCPST	Connected to VRLST pin.	_
26	C8	_	_	N.C.	_	_
27	C9	0	Α	VBGR	Reference pin	_
28	C10	_	_	N.C.	_	GND connectable
29	C11	_	_	N.C.	_	GND connectable
30	C12	_	_	N.C.	_	GND connectable
31	D1	0	D	SDO	Communication output 4-wire: SDO pin / I ² C: Open	_
32	D2	I	_	N.C.		_
33	D3	GND	D	VSSLSC	1.2V GND	_
34	D4	Power	D	VDDLSC	1.2 V power supply	_
35	D5	_	_	N.C.	_	_
36	D6	_	_	N.C.	_	_
37	D7	_	_	N.C.	_	GND connectable
38	D8	_	_	N.C.	_	GND connectable
39	D9	_		N.C.	_	GND connectable
40	D10	_		N.C.	_	GND connectable
41	D11	_		N.C.	_	GND connectable
42	D12	_	_	N.C.		GND connectable

A3	No.	Pin No.	I/O	Analog /Digital	Symbol	Description	Remarks
Hear Hear	43		ı		XCE		_
45	44	E2	I	D	XMASTER	Master / Slave selection	_
46	45	E3	GND	D	VSSLSC	-	_
47							_
48 E6 I/O D SDI Communication input							
49 E7	47	E5	l	D	SCK	4-wire: SCK pin. / I ² C: SCL pin.	_
50 E8 OMODE Serial output interface selection High: LVDS / Low: CSI-2 — 51 E9 Power D VDDLSC 1.2 V power supply — 52 E10 GND D VSSLSC 1.2 V power supply — 53 E11 — N.C. — GND connectable 54 E12 — N.C. — GND connectable 55 F1 I/O D XVS Vertical sync signal — 56 F2 I/O D XHS Horizontal sync signal — 57 F3 I D XCLR System clear (Normal: High / Clear: Low) — 58 F4 Power D VDDLSC 1.2 V power supply — 59 F9 Power D VDDLSC 1.2 V power supply — 60 F10 GND D VSSLSC 1.2 V GND — 61 F11 GND D VSSLSC	48	E6	I/O	D	SDI		_
Solution	49	E7	1	D	XTRIG	TEST input pin.	_
51 E9 Power D VDDLSC 1.2 V power supply — 52 E10 GND D VSSLSC 1.2 V GND — 53 E11 — — N.C. — GND connectable 54 E12 — — N.C. — GND connectable 55 F1 I/O D XVS Vertical sync signal — 56 F2 I/O D XCLR System clear (Normal: High / Clear: Low) — 57 F3 I D XCLR System clear (Normal: High / Clear: Low) — 58 F4 Power D VDDLSC 1.2 V power supply — 60 F10 GND D VSSLSC 1.2 V power supply — 61 F11 GND D VSSLSC 1.2 V power supply — 62 F12 Power D VDDLCN 1.2 V power supply — 63 G1 <t< td=""><td>50</td><td>E8</td><td>OMODE</td><td>D</td><td>OMODE</td><td></td><td>_</td></t<>	50	E8	OMODE	D	OMODE		_
S2	51	E9	Power	D	VDDLSC	-	_
S3							_
54 E12 — N.C. — GND connectable 55 F1 I/O D XVS Vertical sync signal — 56 F2 I/O D XHS Horizontal sync signal — 57 F3 I D XCLR System clear (Normal: High / Clear: Low) — 58 F4 Power D VDDLSC 1.2 V power supply — 60 F10 GND D VSSLCS 1.2 V power supply — 60 F10 GND D VSSLCS 1.2 V GND — 61 F11 GND D VSSLCN 1.2 V GND — 62 F12 Power D VDDLCN 1.2 V power supply — 63 G1 O D DMOPC CSI-2 output — 64 G2 O D DMOPA CSI-2 output — 65 G3 GND D VSSLSC			_	_		_	GND connectable
S5			_	_		_	
See F2			I/O	D		Vertical sync signal	_
57 F3 I D XCLR System clear (Normal: High / Clear: Low) — 58 F4 Power D VDDLSC 1.2 V power supply — 59 F9 Power D VDDLSC 1.2 V power supply — 60 F10 GND D VSSLSC 1.2 V GND — 61 F11 GND D VSSLCN 1.2 V GND — 62 F12 Power D VDDLCN 1.2 V GND — 63 G1 O D DMOPC CSI-2 output — 64 G2 O D DMOMC CSI-2 output — 65 G3 GND D VSSLSC 1.2 V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2 V GND — 68 G10 GND D VSSLSC <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td></t<>							_
58 F4 Power D VDDLSC 1.2 V power supply — 59 F9 Power D VDDLSC 1.2 V power supply — 60 F10 GND D VSSLSC 1.2 V GND — 61 F11 GND D VSSLCN 1.2 V GND — 62 F12 Power D VDDLCN 1.2 V power supply — 63 G1 O D DMOMC CSI-2 output — 64 G2 O D DMOMC CSI-2 output — 65 G3 GND D VSSLSC 1.2 V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2 V GND — 68 G10 GND D VSSLSC 1.2 V GND — 70 G12 — N.C. — GND connectable <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td>_</td>			1				_
59 F9 Power D VDDLSC 1.2 V power supply — 60 F10 GND D VSSLSC 1.2V GND — 61 F11 GND D VSSLSC 1.2V GND — 62 F12 Power D VDDLCN 1.2 V GND — 63 G1 O D DMOPC CSI-2 output — 64 G2 O D DMOMC CSI-2 output — 65 G3 GND D VSSLSC 1.2V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2V GND — 68 G10 GND D VSSLSC 1.2V GND — 70 G12 — — N.C. — GND connectable 70 G12 — — N.C. — GND connectable			Power				
60 F10 GND D VSSLSC 1.2V GND — 61 F11 GND D VSSLCN 1.2V GND — 62 F12 Power D VDDLCN 1.2 V power supply — 63 G1 O D DMOPC CSI-2 output — 64 G2 O D DMOMC CSI-2 output — 65 G3 GND D VSSLSC 1.2V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2V GND — 68 G10 GND D VSSLSC 1.2V GND — 70 G12 — — N.C. — GND connectable 71 H1 O D DMOPA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
61 F11 GND D VSSLCN 1.2V GND — 62 F12 Power D VDDLCN 1.2 V power supply — 63 G1 O D DMOPC CSI-2 output — 64 G2 O D DMOMC CSI-2 output — 65 G3 GND D VSSLSC 1.2V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2 V power supply — 68 G10 GND D VSSLSC 1.2V GND — 70 G12 — — N.C. — GND connectable 71 H1 O D DMOPA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td><u> </u></td>							<u> </u>
62 F12 Power D VDDLCN 1.2 V power supply — 63 G1 O D DMOPC CSI-2 output — 64 G2 O D DMOMC CSI-2 output — 65 G3 GND D VSSLSC 1.2V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2 V power supply — 68 G10 GND D VSSLSC 1.2V GND — 69 G11 — — N.C. — GND connectable 70 G12 — — N.C. — GND connectable 71 H1 O D DMOMA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>							
63 G1 O D DMOPC CSI-2 output — 64 G2 O D DMOMC CSI-2 output — 65 G3 GND D VSSLSC 1.2V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2V GND — 68 G10 GND D VSSLSC 1.2V GND — 70 G12 — — N.C. — GND connectable 70 G12 — — N.C. — GND connectable 71 H1 O D DMOPA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable							-
64 G2 O D DMOMC CSI-2 output — 65 G3 GND D VSSLSC 1.2V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2 V gnD — 68 G10 GND D VSSLSC 1.2V GND — 70 G12 — — N.C. — GND connectable 70 G12 — — N.C. — GND connectable 71 H1 O D DMOMA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td>							_
65 G3 GND D VSSLSC 1.2V GND — 66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2 V power supply — 68 G10 GND D VSSLSC 1.2V GND — 69 G11 — — N.C. — GND connectable 70 G12 — — N.C. — GND connectable 71 H1 O D DMOMA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND —							_
66 G4 I D INCK Master clock input — 67 G9 Power D VDDLSC 1.2 V power supply — 68 G10 GND D VSSLSC 1.2V GND — 69 G11 — — N.C. — GND connectable 70 G12 — — N.C. — GND connectable 71 H1 O D DMOPA CSI-2 output — — 72 H2 O D DMOMA CSI-2 output — — 73 H3 Power D VSSLIF 1.2V GND — — GND connectable 75 H9 — — N.C. — GND connectable — GND connectable — GND connectable — GND connectable — — GND connectable — — GND connectable — — — — — —							<u> </u>
67 G9 Power D VDDLSC 1.2 V power supply — 68 G10 GND D VSSLSC 1.2V GND — 69 G11 — — N.C. — GND connectable 70 G12 — — N.C. — GND connectable 71 H1 O D D MOMA CSI-2 output — 72 H2 O D D MOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 79 J1 O D DMCKP CSI-2 output clock			I				<u> </u>
68 G10 GND D VSSLSC 1.2V GND — 69 G11 — — N.C. — GND connectable 70 G12 — — N.C. — GND connectable 71 H1 O D D MOMA CSI-2 output — 72 H2 O D D MOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable 76 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2 V gower supply — 79 J1 O D DMCKP CSI-2 output clock <td< td=""><td></td><td></td><td>Power</td><td></td><td></td><td>·</td><td></td></td<>			Power			·	
69 G11 — N.C. — GND connectable 70 G12 — N.C. — GND connectable 71 H1 O D DMOPA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2 V power supply — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock —							_
70 G12 — — N.C. — GND connectable 71 H1 O D DMOPA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2 V power supply — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2 V GND <t< td=""><td></td><td></td><td>GND</td><td>D</td><td></td><td>1.2V GND</td><td>CND connectable</td></t<>			GND	D		1.2V GND	CND connectable
71 H1 O D DMOPA CSI-2 output — 72 H2 O D DMOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2V GND — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDUF 1.8V GND — </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td>						_	
72 H2 O D DMOMA CSI-2 output — 73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2 V power supply — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2 V power supply — 83 J5 GND D VSSMIF 1.8 V power supply				_		CSI 2 output	GND connectable
73 H3 Power D VSSLIF 1.2V GND — 74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2V GND — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDLIF 1.2V gND — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDMIF 1.8 V power supply — </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
74 H4 — — N.C. — GND connectable 75 H9 — — N.C. — GND connectable 76 H10 — — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDLCN 1.2V GND — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2V gND — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VSSMIF 1.8V GND —<							
75 H9 — N.C. — GND connectable 76 H10 — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2V GND — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2V power supply — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VSSMIF 1.8V GND — 86 J8 GND D VSSMIF 1.8V GND —						_	GND connectable
76 H10 — N.C. — GND connectable 77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2 V power supply — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2 V power supply — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VSSMIF 1.8V GND — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable </td <td></td> <td></td> <td></td> <td></td> <td></td> <td><u> </u></td> <td>ł –</td>						<u> </u>	ł –
77 H11 GND D VSSLCN 1.2V GND — 78 H12 Power D VDDLCN 1.2 V power supply — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2 V power supply — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VSSMIF 1.8V GND — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 87 J11 — — N.C. — <t< td=""><td></td><td></td><td></td><td></td><td></td><td><u> </u></td><td></td></t<>						<u> </u>	
78 H12 Power D VDDLCN 1.2 V power supply — 79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2 V power supply — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VDDMIF 1.8V GND — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 87 J11 — — N.C. — GND connectable			GND			1 2V GND	GND connectable
79 J1 O D DMCKP CSI-2 output clock — 80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2 V power supply — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VDDMIF 1.8V GND — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 87 J11 — — N.C. — GND connectable 87 J11 — — N.C. — GND connectable							
80 J2 O D DMCKM CSI-2 output clock — 81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2 V power supply — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VDDMIF 1.8 V gND — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 87 J11 — — N.C. — GND connectable						1 117	_
81 J3 GND D VSSLIF 1.2V GND — 82 J4 Power D VDDLIF 1.2 V power supply — 83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VDDMIF 1.8 V power supply — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 87 J11 — — N.C. — GND connectable 87 J11 — — N.C. — GND connectable						·	_
82 J4 Power D VDDLIF 1.2 V power supply — 83 J5 GND D VSSMIF 1.8 V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VDDMIF 1.8 V power supply — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 88 J10 — — N.C. — GND connectable 87 J11 — N.C. — GND connectable			_			•	_
83 J5 GND D VSSMIF 1.8V GND — 84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VDDMIF 1.8 V power supply — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 88 J10 — — N.C. — GND connectable 87 J11 — — N.C. — GND connectable							_
84 J6 Power D VDDMIF 1.8 V power supply — 85 J7 Power D VDDMIF 1.8 V power supply — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 88 J10 — — N.C. — GND connectable 87 J11 — N.C. — GND connectable							_
85 J7 Power D VDDMIF 1.8 V power supply — 86 J8 GND D VSSMIF 1.8V GND — 87 J9 — — N.C. — GND connectable 88 J10 — — N.C. — GND connectable 87 J11 — — N.C. — GND connectable							_
86 J8 GND D VSSMIF 1.8V GND — 87 J9 — N.C. — GND connectable 88 J10 — N.C. — GND connectable 87 J11 — N.C. — GND connectable							_
87 J9 — N.C. — GND connectable 88 J10 — N.C. — GND connectable 87 J11 — N.C. — GND connectable							_
88 J10 — N.C. — GND connectable 87 J11 — N.C. — GND connectable				_		_	GND connectable
87 J11 — N.C. — GND connectable			_	_		_	
			_	_		_	ł –
			_	<u> </u>		_	ł –


No.	Pin No.	I/O	Analog /Digital	Symbol	Description	Remarks
89	K1	0	D	DMOPB	CSI-2 output	_
90	K2	0	D	DMOMB	CSI-2 output	_
91	K3	GND	D	VSSLIF	1.2V GND	_
92	K4	Power	D	VDDLIF	1.2 V power supply	_
93	K5	GND	D	VSSMIF	1.8V GND	_
94	K6	Power	D	VDDMIF	1.8 V power supply	_
95	K7	Power	D	VDDMIF	1.8 V power supply	_
96	K8	GND	D	VSSMIF	1.8V GND	_
97	K9	_	_	N.C.	_	GND connectable
98	K10	_	_	N.C.	_	GND connectable
99	K11	GND	D	VSSLCN	1.2V GND	_
100	K12	Power	D	VDDLCN	1.2 V power supply	_
101	L1	0	D	DMOPD	CSI-2 output	_
102	L2	0	D	DMOMD	CSI-2 output	_
103	L3	GND	D	VSSLIF	1.2V GND	_
104	L4	0	D	DLOPB	LVDS output	_
105	L5	0	D	DLOMB	LVDS output	_
106	L6	0	D	DLOPD	LVDS output	_
107	L7	0	D	DLOPE	LVDS output	_
108	L8	0	D	DLOPF	LVDS output	_
109	L9	_	_	N.C.	_	GND connectable
110	L10	_	_	N.C.	_	GND connectable
111	L11	GND	D	VSSLPL2	1.2V GND	_
112	L12	Power	D	VDDLPL2	1.2 V power supply	_
113	M3	GND	D	VSSLPL1	1.2V GND	_
114	M4	0	D	DLOPA	LVDS output	_
115	M5	0	D	DLOPC	LVDS output	_
116	M6	0	D	DLOMD	LVDS output	_
117	M7	0	D	DLOME	LVDS output	_
118	M8	0	D	DLOMF	LVDS output	_
119	M9	0	D	DLOPG	LVDS output	_
120	M10	0	D	DLOPH	LVDS output	_
121	N1	_	_	N.C.	_	GND connectable
122	N3	Power	D	VDDLPL1	1.2 V power supply	_
123	N4	0	D	DLOMA	LVDS output	_
124	N5	0	D	DLOMC	LVDS output	_
125	N6	0	D	DLCKP	LVDS data clock	
126	N7	0	D	DLCKM	LVDS data clock	_
127	N8			N.C.	_	GND connectable
128	N9	0	D	DLOMG	LVDS output	_
129	N10	0	D	DLOMH	LVDS output	_
130	N12	_		N.C.	_	GND connectable

Electrical Characteristics

DC Characteristics

Ite	Item		Symbol	Condition	Min.	Тур.	Max.	Unit
	analog	VDDHx	AV_{DD}	AV _{DD} —		3.30	3.45	V
Supply voltage	Interface	VDDMx	OV _{DD} —		1.70	1.80	1.90	V
	digital	VDDLx	DV_DD	_	1.10	1.20	1.30	V
		XHS XVS XCLR INCK XMASTER		XVS / XHS	0.8OV _{DD}	I	_	V
Digital input	voltage	OMODE SCK SDI XCE XTRIG	VIL	Slave Mode	I	I	0.20V _{DD}	V
		DLOP [A:H] DLOM [A:H]	VCM	Low voltage LVDS	_	OV _{DD} /2	_	V
Digital outpu	Digital output voltage		VOD	Low voltage LVDS (Termination resistance: 100 Ω)	100	150	220	mV
			VOH	XVS / XHS	OV _{DD} -0.4	_	_	V
		SDO TOUT	VOL	Master Mode	_	_	0.4	V

LVDS output



Current Consumption

			Ту	/p.	Ma		
Item	pin	Symbol	Standard luminous intensity	Saturated luminous intensity	Standard luminous intensity	Saturated luminous intensity	Unit
Operating current	VDDH	IAV_{DD}	85	85	140	140	mA
Low voltage LVDS serial 4 ch	VDDM	IOV_DD	15	15	25	25	mA
All pixel scan mode	VDDL	IDV_DD	80	100	135	170	mA
Operating current	VDDH	IAV _{DD}	85	85	140	140	mA
MIPI CSI-2 / 4 lane 12 bit 60 frame / s	VDDM	IOV_{DD}	1	1	5	5	mA
All pixel scan mode	VDDL	IDV_DD	92	112	155	185	mA
	VDDH	IAV _{DD} _STB	_	_	0	.1	mA
Standby current	VDDM	IOV _{DD} _STB	_	_	0.1		mA
	VDDL	IDV _{DD} _STB	_		1	4	mA

Operating current: (Typ.) Supply voltage3.3 V / 1.8 V / 1.2 V, Tj = 25 $^{\circ}$ C

(Max.) Supply voltage3.45 V / 1.9 V / 1.3 V, Tj = 60 $^{\circ}$ C, worst state of internal circuit

operating current consumption,


Standby: (Max.) Supply voltage3.45 V / 1.9 V / 1.3 V, Tj = 60 °C, INCK: 0 V,

The device in the light-obstructed state.

Standard luminous intensity: luminous intensity at 1/3 of the sensor saturated Saturated luminous intensity: luminous intensity when the sensor is saturated.

AC Characteristics


Master Clock Waveform (INCK)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f _{INCK}	$f_{INCK} \times 0.96$	f _{INCK}	f _{INCK} × 1.02	MHz	f _{INCK} = 37.125 MHz, 74.25 MHz
INCK Low level pulse width	t _{WLINCK}	4	_	_	ns	f _{INCK} = 37.125 MHz, 74.25 MHz
INCK High level pulse width	t _{WHINCK}	4	_	_	ns	f _{INCK} = 37.125 MHz, 74.25 MHz
INCK clock duty	_	45.0	50.0	55.0	%	Define with 0.5 × OV _{DD}

^{*}The INCK fluctuation affects the frame rate.


XVS / XHS Input Characteristics In Slave Mode (DMODE pin = High)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
XHS Low level pulse width	twlxHS	4 / f _{INCK}		-	ns	1
XHS High level pulse width	t _{WHXHS}	4 / f _{INCK}	_	_	ns	_
XVS - XHS fall width	t _{HFDLY}	1 / f _{INCK}	_	_	ns	_
XHS - XVS rise width	t _{VRDLY}	1 / f _{INCK}		-	ns	1
XVS, XHS rise time	t _r	_	_	5	ns	20 % to 80 %
XVS, XHS fall time	t _f	_	_	5	ns	80 % to 20 %


Serial Communication

4-wire



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCK clock frequency	f _{SCK}	_	_	13.5	MHz	_
XCLR Low level pulse width	twlxclr	4 / f _{INCK}	_	_	ns	_
XCE effective margin	t _{ENXCE}	20	_	_	μs	_
XCE input set-up time	t _{SUXCE}	20	_	_	ns	_
XCE input hold time	t _{HDXCE}	20	_	_	ns	_
XCE High level pulse width	t _{WHXCE}	20	_	_	ns	_
SDI input set-up time	t _{SUSDI}	10	_	_	ns	_
SDI input hold time	t _{HDSDI}	10	_	_	ns	_
SDO output delay time	t _{DLSDO}	0	_	25	ns	Output load capacitance: 20 pF
Rise time of each input signal	t _r	_	_	5	ns	20 % to 80 %
Fall time of each input signal	t _f	_	_	5	ns	80 % to 20 %

 I^2C




I²C Specification

Item	Symbol	Min.	Тур.	Max.	Unit	条件
Low level input voltage	VIL	-0.3	_	0.3 × OVDD	V	_
High level input voltage	VIH	0.7 × OVDD	_	1.9	V	_
Low level input voltage	VOL	0	_	0.2 × OVDD	V	OVDD < 2 V, Sink 3 mA
High level input voltage	VOH	0.8 × OVDD	_	_	V	_
Output fall time	tof	_	_	250	ns	Load 10 pF – 400 pF, 0.7 × OVDD – 0.3 × OVDD
Input current	li	-10	_	10	μΑ	0.1 × OVDD – 0.9 × OVDD
Capacitance for SCK (SCL) /SDI (SDA)	Ci	_	_	10	pF	_

I²C AC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock frequency	f _{SCL}	0	_	400	kHz
Hold time (Start Condition)	t _{HD;STA}	0.6	_	_	μs
Low period of the SCL clock	t _{LOW}	1.3	_	_	μs
High period of the SCL clock	t _{HIGH}	0.6	_	_	μs
Set-up time (Repeated Start Condition)	t _{SU;STA}	0.6	_	_	μs
Data hold time	t _{HD;DAT}	0	_	0.9	μs
Data set-up time	t _{SU;DAT}	100	_	_	ns
Rise time of both SDA and SCL signals	t _r	_	_	300	ns
Fall time of both SDA and SCL signals	t _f	_	_	300	ns
Set-up time (Stop Condition)	t _{su;sto}	0.6	_	_	μs
Bus free time between a STOP and START Condition	t _{BUF}	1.3	_	_	μs

Low Voltage LVDS DDR Output



(Output load capacitance: 8 pF)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
DLCKP/DLCKM clock duty	_	40	50	60	%	DLCK = 222.75 MHz (Max.)
DLO set-up time	t _{SUDO}	400	_	_	ps	Data Rate 222.75 MHz DDR
DLO hold time	t _{HDDO}	400	_	_	ps	Data Rate 222.75 MHz DDR

I/O Equivalent Circuit Diagram

 $\hfill\square$: External pin

Symbol	Equivalent circuit	Symbol	Equivalent circuit
INCK	VSSMIF	XVS XHS	Digital I/O VSSMIF
XCLR XCE XMASTER OMODE XTRIG	Digital input VSSMIF	SDI SCK	Digital I/O TITY VSSMIF
SDO	Digital output VSSMIF		
VCPFR VCPST VRLFR VRLST	Analog I/O VSSHCP (VCPFR, VCPST) VSSHPX (VRLFR, VCPST)	VLOADLM VBGR	Analog I/O VSSHPX(VLOADLM) VSSHAN(VBGR)
DMOPX DMONX DMCKP DMCKN X=A to D	Data output VSSLIF	DLOPy DLOMy DLCKP DLCKM TOUT	Data output VSSMIF

Spectral Sensitivity Characteristics

(Excludes lens characteristics and light source characteristics.)




Image Sensor Characteristics

 $(AV_{DD} = 3.3 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.2 \text{ V}, Tj = 60 ^{\circ}C, All-pixel scan mode, 12 bit 30 frame/s, Gain: 0 dB)$

Item	Item		Min.	Тур.	Max.	Unit	Measurement method	Remarks
		Ø	6472 (2040)	7456 (2350)	_	Digit (mV)	1	1/30 s storage 12 bit converted value HCG mode
G sensitivity		9	3236 (1020)	3728 (1175)	I	Digit (mV)	ı	1/30 s storage 12 bit converted value LCG mode
Sensitivity	R/G	RG	0.56		0.71	_	2	_
ratio	B/G	BG	0.31	_	0.46		2	_
Saturation signal		Vsat	3839 (1210)	_	_	Digit (mV)	3	12 bit converted value LCG mode
Video signal shading		SH			25	%	4	_
Vertical line		VL	_	_	90	μV	5	12 bit converted value HCG mode
Dark signal		Vdt	_	_	0.48 (0.15)	Digit (mV)	6	1/30 s storage 12 bit converted value LCG mode
Dark signal shading		ΔVdt	_	_	0.2	Digit (mV)	7	1/30 s storage 12 bit converted value LCG mode
Conversion efficiency ratio		Rcg	1.8	2	2.2	_	_	HCG mode / LCG mode

Note)

- 1. Converted value into mV using 1Digit = 0.3151 mV for 12-bit output and 1Digit = 1.2605 mV for 10-bit output.
 - 2. The video signal shading is the measured value in the wafer status (including color filter) and does not include characteristics of the seal glass.
 - 3. The characteristics above apply to effective pixel area that is shown below.

Zone Definition




Image Sensor Characteristics Measurement Method

Measurement Conditions

1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr / Gb channel signal output or the R / B channel signal output of the measurement system.

Color Coding of Physical Pixel Array

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines and the R signal and Gr signal lines are output successively.

Gb	В	Gb	В
R	Gr	R	Gr
Gb	В	Gb	В
R	Gr	R	Gr

Color Coding Diagram

Definition of standard imaging conditions

Standard imaging condition I:

Use a pattern box (luminance: 706 cd/m_2 , color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

◆ Standard imaging condition II:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

Standard imaging condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance - 30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

Measurement Method

1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

$$Sg = (VGr + VGb) / 2 \times 100/30 [mV]$$

2. Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to 1175 mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, VGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute the values into the following formulas.

Saturation signa I

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, 500 mV, measure the average values of the Gr, Gb, R and B signal outputs.

4. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 1175 mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = (Gmax - Gmin) / 1175 \times 100 [\%]$$

5. Vertical line

With the device junction temperature of 60 $^{\circ}$ C and the device in the light-obstructed state, calculates each average output of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent column on the same color (VL $[\mu V]$).

6. Dark signal

With the device junction temperature of 60 °C and the device in the light-obstructed state, divide the output difference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).

7. Dark signal shading

After the measurement item 5, measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output, and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

Setting Registers Using Serial Communication

This sensor can write and read the setting values of the various registers shown in the Register Map by 4-wire serial communication and I^2C communication. See the Register Map for the addresses and setting values to be set. Because the two communication systems are judged at the first communication, once they are judged, the communication cannot be switched until sensor reset. The pin for 4-wire serial communication and I^2C communication is shared, so the external pin XCE must be fixed to power supply side when using I^2C communication.

Description of Setting Registers (4-wire)

The serial data input order is LSB-first transfer. The table below shows the various data types and descriptions.

Serial Data Transfer Order


Chip ID	Start address	Data	Data	Data	
(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)

Type and Description

Туре	Description
Chip ID	02h: Write to the Chip ID = 02h register 03h: Write to the Chip ID = 03h register 04h: Write to the Chip ID = 04h register 05h: Write to the Chip ID = 05h register 82h: Read from the Chip ID = 02h register 83h: Read from the Chip ID = 03h register 84h: Read from the Chip ID = 04h register 85h: Read from the Chip ID = 05h register
Address	Designate the address according to the Register Map. When using a communication method that designates continuous addresses, the address is automatically incremented from the previously transmitted address.
Data	Input the setting values according to the Register Map.

Register Communication Timing (4-wire)

Perform serial communication in sensor standby mode or within in the 6XHS period after the falling edge of XVS from the blanking line output start time after valid line of one frame is finished. For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.) About REGHOLD register only, communication period is different than the other registers. For details, see section "Register Hold Settings".



Register Write and Read (4-wire)


Follow the communication procedure below when writing registers.

- 9. Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
- Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge
 of SCK. (The data is loaded at the rising edge of SCK.)
- 11. Input Chip ID (CID = 02h or 03h or 04h or 05h) to the first byte. If the Chip ID differs, subsequent data is ignored.
- 12. Input the start address to the second byte. The address is automatically incremented.
- 13. Input the data to the third and subsequent bytes. The data in the third byte is written to the register address designated by the second byte, and the register address is automatically incremented thereafter when writing the data for the fourth and subsequent bytes. Normal register data is loaded to the inside of the sensor and established in 8-bit units.
- 14. The register values starting from the register address designated by the second byte are output from the SDO pin. The register values before the write operation are output. The actual register values are the input data.
- 15. Set XCE High to end communication.


Follow the communication procedure below when reading registers.

- 16. Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
- 17. Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
- 18. Input Chip ID (CID = 82h or 83h or 84h or 85h) to the first byte. If the Chip ID differs, subsequent data is ignored.
- 19. Input the start address to the second byte. The address is automatically incremented.
- 20. Input data to the third and subsequent bytes. Input dummy data in order to read the registers. The dummy data is not written to the registers. To read continuous data, input the necessary number of bytes of dummy data.
- 21. The register values starting from the register address designated by the second byte are output from the SDO pin. The input data is not written, so the actual register values are output.
- 22. Set XCE High to end communication.

Note) When writing data to multiple registers with discontinuous addresses, access to undesired registers can be avoided by repeating the above procedure multiple times.




Serial Communication (Continuous Address)



Serial Communication (Discontinuous Address)

Description of Setting Registers (I²C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions.



Pin connection of serial communication

SLAVE Address

MSB									
0	0	1	1	0	1	0	R/W		

^{*} R/W is data direction bit

R/W


R/W bit	Data direction
0	Write (Master → Sensor)
1	Read (Sensor → Master)

I²C pin description

Symbol	Pin No.	Remarks
SCL (Common to SCK)	E5	Serial clock input
SDA (Common to SDI)	E6	Serial data communication

Register Communication Timing (I²C)


In I²C communication system, communication can be performed excluding during the period when communication is prohibited from the falling edge of XVS to 6H after (1H period). For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.) Using REG_HOLD function is recommended for register setting using I²C communication. For REG_HOLD function, see "Register Transmission Setting" in "Description of Functions". About REGHOLD register only, communication period is different than the other registers. For details, see section "Register Hold Settings".



SONY IMX385LQR-C


Communication Protocol

I²C serial communication supports a 16-bit register address and 8-bit data message type.




Communication Protocol


Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.



Start Condition




Stop Condition



Repeated Start Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

Register Write and Read (I²C)

This sensor corresponds to four reed modes and the two write modes.

Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication



Single Read from Random Location

Single Read from Current Location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Single Read from Current Location



Sequential Read Starting from Random Location


In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Random Location

Sequential Read Starting from Current Location


When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Current Location

Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

Sequential Write Starting from Random Location

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

SONY

Register Map

This sensor has a total of 1024 bytes (256×4) of registers, composed of registers with addresses 00h to FFh that correspond to Chip ID = 02h (write mode) / 82h (read mode), Chip ID = 03h (write mode) / 83h (read mode), Chip ID = 04h (write mode) / 84h (read mode), and Chip ID = 05h (write mode) / 85h (read mode). Use the initial values for empty address. Some registers must be change from the initial values, so the sensor control side should be capable of setting 1024 bytes.

The values must be changed from the default value, so initial setting after reset is required after power-on. There are two different register reflection timing. Values are reflected immediately after writing to register noted as "Immediately", or at the frame reflection register reflection timing described in the item of "Register Communication Timing" in the section of "Setting Registers with Serial Communication" for registers noted as "V" in the Reflection timing column of the Register Map. For the immediate reflection registers other than belows, set them in sensor standby state.

STANDBY REGHOLD XMSTA SW_RESET XVSOUTSEL [1:0] XHSOUTSEL [1:0]

Do not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors. However, other registers that requires communication to address not listed above may be added, so addresses up to FEh should be supported for CID = 02h, 03h, 04h and 05h. (In I^2C communication, address; 3000h to 30FFh, 3100h to 31FFh, 3200h to 32FFh, 3300h to 33FFh)

^{*} For the register that is writing " * " to the setting value in description (Indicated by red letter), change the value from the default value after the reset.

Registers corresponding to Chip ID = 02h in Write mode. (Read: Chip ID = 82h)

Add	dress					Default value after reset By By	
	2	bit	Register name	Description		Ву Ву	
4-wire	I ² C				register	address	timing
		0	STANDBY	Standby 0: Operating 1: Standby	1h		Immediately
		1	_	Fixed to "0h"	0h		_
		2	_	Fixed to "0h"	0h		_
00h	3000h	3	_	Fixed to "0h"	0h	01h	_
		4	_	Fixed to "0h"	0h		_
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
				Register hold			
		0	REGHOLD	(Function not to update V reflection register) 0: Invalid 1: Valid	0h		Immediately
		1	_	Fixed to "0h"	0h		_
01h	3001h	2		Fixed to "0h"	0h	00h	_
0111		3		Fixed to "0h"	0h	0011	_
		4	_	Fixed to "0h"	0h		
		5	_	Fixed to "0h"	0h		
		6	_	Fixed to "0h"	0h		
		7	_	Fixed to "0h"	0h		
				Setting of master mode operation			
		0	XMSTA	0: Master mode operation start	1h		Immediately
				1: Master mode operation stop			,
		1	_	Fixed to "0h"	0h		_
		2	_	Fixed to "0h"	0h		_
02h	3002h	3	_	Fixed to "0h"	0h	01h	_
		4	_	Fixed to "0h"	0h		_
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		
				Software reset			
		0	SW_RESET	0: Operating	0h		Immediately
		Ü	011_112021	1: Reset	0.1		immodiatory
		1	_	Fixed to "0h"	0h		_
		2	_	Fixed to "0h"	0h		_
03h	3003h	3	_	Fixed to "0h"	0h	00h	
		4	_	Fixed to "0h"	0h		
		5	_	Fixed to "0h"	0h		
		6	_	Fixed to "0h"	0h		
		7	_	Fixed to "0h"	0h		
04h	3004h	[7:0]	_	Do not rewrite	J.,	_	
U- 1 11	UUUTII	[1.0]		DO HOL TOWNED			

IMX385LQR-C

SONY

Address					Default value		D (1 (1
	l ² C	bit	Register name	Description	after reset		Reflection
4-wire					By	Ву	timing
				AD	register	address	
05h	3005h	0	ADBIT	AD conversion bits setting	1h	01h	V
				0: 10 bit, 1: 12 bit	- ·		
		1	_	Fixed to "0h"	0h		_
		2	_	Fixed to "0h"	0h		_
		3	_	Fixed to "0h"	0h		_
		4	_	Fixed to "0h"	0h		_
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
06h	3006h	[7:0]	_	Do not rewrite	_	-	_
			VREVERSE	Vertical (V) direction readout inversion	0h		
	3007h	0		control			V
				0: Normal, 1: Inverted			
		1	HREVERSE	Horizontal (H) direction readout inversion	0h		
07h				control			V
				0: Normal, 1: Inverted			
		2	_	Fixed to "0h"	0h	00h	_
		3	_	Fixed to "0h"	0h		_
		4	WINMODE		Oh		
		5		0h: All-pixel scan mode			
		6		4h: Window cropping mode			V
		7		Others: Setting prohibited			
08h	3008h	[7:0]	_	Do not rewrite	_	_	_
	3009h	0		Frame rate (Data rate) setting	1h	. 01h	
			FRSEL [1:0]	For details, see the register setting list in			V
09h				each operation mode.			v
				•			
		2	_	Fixed to "0h"	0h		_
		3	_	Fixed to "0h"	0h		_
		4	FDG_SEL	Conversion gain switching		UIII	
				0: LCG Mode	0h		V
				1: HCG Mode			
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_

Address			Davista		Default value after reset		Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
0Ah	300Ah	0 1 2 3 4 5 6	BLKLEVEL [8:0]	LSB Black level offset value setting	0F0h	F0h	V
0Bh	300Bh	0 1 2 3 4 5 6		MSB Fixed to "0h"	Oh Oh Oh Oh Oh Oh Oh Oh	00h	
0Ch to 11h	300Ch to 3011h	[7:0] to [7:0]	_	Do not rewrite	_	_	_
12h	3012h	[7:0]	_	Fixed to "2Ch"	F0h	F0h	_
13h	3013h	[7:0]	_	Fixed to "01h"	00h	00h	_
14h	3014h	0 1 2 3 4 5 6 7	GAIN [9:0]	LSB Gain setting (0.0 dB to 72.0 dB / 0.1 dB step) (Refer to Address 16h about detail of Reflection Timing)	000h	00h	V
15h		0		MSB	0:	00h	
		2	_	Fixed to "Oh"	0h		
	3015h	3	_	Fixed to "Oh"	0h		
		4 5	_	Fixed to "0h" Fixed to "0h"	0h 0h		_
		6		Fixed to "0h"	0h		
		7		Fixed to "0h"	0h		
16h	3016h		GAINDLY[7:0]	Setting of Gain Reflection Timing at Normal Mode 08h: Gain reflect at the frame 09h: Gain reflect at the next frame (Same timing as SHS1 reflecting output) Others: Setting prohibited	08h	08h	V
16h to 17h	3016h to 3017h	[7:0] to [7:0]	_	Do not rewrite	_	_	_

IMX385LQR-C

Add	Iress		Berite	December 2		t value reset	Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
18h	18h 3018h		VMAX [16:0]	When sensor master mode vertical span setting. (Number of operation lines count from 1) For details, see the item of "Slave Mode and Master Mode" in the section of "Description of Various Functions"	00465h	65h	V
19h				MOD		04h	
				MSB	01		
		2	_	Fixed to "0h" Fixed to "0h"	0h 0h		_
		3	<u> </u>	Fixed to "0h"	0h		
1Ah	301Ah	4		Fixed to "0h"	0h	00h	_
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
1Bh	301Bh	0 1 2 3 4 5 6	HMAX [13:0]	When sensor master mode horizontal span setting. (Number of operation clocks count from 1) For details, see the item of "Slave Mode	0898h	98h	V
1Ch			and Master Mode" in the section of "Description of Various Functions"		Oh Oh	08h	
1Dh to 1Fh	301Dh to 301Fh	[7:0] to [7:0]	_	Do not rewrite	I	_	_

Add	dress	bit	Pagistar nama	Description	Defaul after		Reflection
4-wire	I ² C	DIL	Register name	Description	Ву	Ву	timing
					register	address	
		0		LSB			
		1					
	20h 3020h	2					
20h		3				00h	
		4				0011	
		5					
		6					
		7		Storage time adjustment			
		0	SHS1 [16:0]	Designated in line units.	00000h		V
		1					
		2					
21h	3021h	3				00h	
	002	4				0011	
		5					
		6					
		7					
		0		MSB			
		1	_	Fixed to "0h"	0h		
		2	_	Fixed to "0h"	0h		
22h	3022h	3	_	Fixed to "0h"	0h	00h	_
2211	302211	4	_	Fixed to "0h"	0h	0011	_
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_



Address			Danistas assas	Description	Defaul after		Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
23h to	3023h to	[7:0] to	_	Do not rewrite	_	_	_
35h	3035h	[7:0]					
36h	3036h	0 1 2 3 4	WINWV_OB [7:0]	LSB In window cropping mode Cropping size designation (Vertical direction effective OB) MSB	10h	10h	V
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
37h	3037h	[7:0]	_	Do not rewrite	_	_	_
38h	3038h	0 1 2 3 4 5 6 7	WINPV [10:0]	In window cropping mode Designation of upper left coordinate for cropping position (Vertical position)	000h	00h	V
39h	3039h	0 1 2 3 4	_ 	MSB Fixed to "0h" Fixed to "0h"	Oh Oh	00h	
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
3Ah	303Ah	0 1 2 3 4 5 6	WINWV [10:0]	In window cropping mode Cropping size designation (Vertical direction)	3D1h	D1h	V
		0 1 2		MSB			
3Bh	303Bh	3	_	Fixed to "0h"	0h	03h	_
55	000011	4	_	Fixed to "0h"	0h	5511	_
		5	_	Fixed to "0h"	0h		
		6	_	Fixed to "0h"	0h		
		7	_	Fixed to "0h"	0h		_



Address						t value reset	Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
		0		LSB	rogiotoi	dadiooo	
		1					
		2					
3Ch	303Ch	3		In window cropping mode		00h	
3011	303011	4		Designation of upper left coordinate for		0011	
		5	WINPH [10:0]	cropping position	000h		V
		6		(Horizontal position)			
		7		Set to become the multiple of four			
		0					
		1		MSB			
		3		Fixed to "0h"	0h		
3Dh	303Dh	4		Fixed to "0h"	0h	00h	
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
		0		LSB			
		1					
		2					
3Eh	303Eh	3		In window grapping mode		1Ch	
JEII	JUSEII	4		In window cropping mode Cropping size designation		1011	
		5	WINWH [10:0]	(Horizontal direction)	51Ch		V
		6		Set to become the multiple of four			
		7		·			
		0					
		2		MSB			
		3	_	Fixed to "0h"	0h		
3Fh	303Fh	4	_	Fixed to "0h"	0h	05h	_
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
40h	3040h	[7:0]					
to	to	to	_	Do not rewrite	_	_	_
43h	3043h	[7:0]					
				Number of output bit setting			
		0	ODBIT	0: 10 bit, 1: 12 bit	1h		Immediately
				* In CSI-2 mode (OMODE = Low), Fixed to "1h".			
		1	_	Fixed to "0h"	0h		
		2	_	Fixed to "0h"	0h		_
		3	_	Fixed to "0h"	0h		_
44h	3044h				j	01h	
		4		Output interface selection			
		E		0h: CSI-2 mode			
		5	OPORTSEL [3:0]	Dh: LVDS 2 ch	0h		Immediately
		6	OI OINTOLL [3.0]	Eh: LVDS 4 ch	011		immediately
		J		Fh: LVDS 8 ch			
		7		Others: Setting prohibited			
		7		Others: Setting prohibited			



Add	lress					t value reset	Reflection
	_	bit	Register name	Description	By	By	timing
4-wire	I ² C				register	address	uning
45h	3045h	[7:0]	_	Do not rewrite	register	addicss	_
7011	304311	0	_	Fixed to "0h"	0h		
		1		Fixed to "0h"	0h		
		2	_	Fixed to "0h"	0h		
		3	_	Fixed to "0h"	0h		
46h	3046h		_	XVS pulse width setting in master mode.	UII	00h	
4011	304011	4	XVSLNG [1:0]	(In slave mode, setting is invalid.)	0h	0011	les es adiatals
		5	AVOLING [1.0]	0: 1H, 1: 2H, 2: 4H, 3: 8H	OII		Immediately
		6	_	Fixed to "0h"	0h		
		7	_	Fixed to "0h"	0h		<u></u>
		0		Fixed to "0h"	0h		
		1		Fixed to "0h"	0h		
		2	_	Fixed to "0h"	0h		
		3	_	Fixed to "1h"	1h		
47h	3047h		_		111	08h	
4/11	304711	4	VHCI NC [4.0]	XHS pulse width setting in master mode. (In slave mode, setting is invalid.)	Oh	UOII	
		5	XHSLNG [1:0]	0: Min. to 3: Max.	0h		Immediately
				Fixed to "0h"	Oh		
		6 7	_	Fixed to "01"	0h		
40h	20.405	-	_		0h		_
48h	3048h	[7:0]	_	Do not rewrite	_	_	_
		0		XVS pin setting in master mode			
			XVSOUTSEL [1:0]	0: Fixed to High	0h		Immediately
		1		2: VSYNC output Others: Setting prohibited			
				XHS pin setting in master mode			
		2		I `			
49h	3049h		XHSOUTSEL [1:0]	2. HSVNC output	0h	00h	Immediately
		3		Others: Setting prohibited			
		4		Fixed to "0h"	0h		
		5		Fixed to "0h"	0h		
		6	_	Fixed to "0h"	0h		
		7	_	Fixed to "0h"	0h		
4Ah	304Ah	-	_	i ixed to oii	UII		
		[7:0]		Do not rowrite			
to 53h	to 3053h	to	_	Do not rewrite	_		_
3311	303311	[7.0]		Sync code setting			
				0h: Sync code Disable			
				1h: Sync code Enable			
		0	SCDEN	(In CSI-2, must set to 0h.)	1		Immediately
				(In Low voltage LVDS serial, must set to			
				1h.)			
54h	3054h	1	_	Fixed to "1h"	1	67h	_
5411	303411	2	_	Fixed to "1h"	1	0/11	_
		3	_	Fixed to "0h"	0		
		4		Fixed to "0h"	0		
		5	<u> </u>	Fixed to "1h"	1		
		6		Fixed to "1h"	1		
		7		Fixed to "Th"	0		
				li ixed to on		L	_

Add	Address		De gieter neme	D i fi	Default value after reset		Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
55h	3055h	[7:0]			- ragicio		
to	to	to	_	Do not rewrite	_	_	_
5Bh	305Bh	[7:0]					
5Ch	305Ch	[7:0]	INCKSEL1	The value is set according to INCK.	18h	18h	Immediately
5Dh	305Dh	[7:0]	INCKSEL2	The value is set according to INCK.	10h	10h	Immediately
5Eh	305Eh	[7:0]	INCKSEL3	The value is set according to INCK.	20h	20h	Immediately
5Fh	305Fh	[7:0]	INCKSEL4	The value is set according to INCK.	10h	10h	Immediately
60h	3060h	[7:0]					
to	to	to	_	Do not rewrite	_	_	_
FFh	30FFh	[7:0]					

Registers corresponding to Chip ID = 03h in Write mode. (Read: Chip ID = 83h)

Ado	Address		Register name Description	D info		t value reset	Reflection
4-wire	I ² C	bit	Register name	Register name Description -		Ву	timing
+ WIIC	10				register	address	
00h	3100h	[7:0]					
to	to	to	_	Do not rewrite	_	_	_
0Ah	310Ah	[7:0]					
0Bh	310Bh	[7:0]	_	Fixed to "07h"	04h	04h	_
0Ch	310Ch	[7:0]					
to	to	to	_	Do not rewrite	_	_	_
0Fh	310Fh	[7:0]					
10h	3110h	[7:0]	_	Fixed to "12h"	0Eh	0Eh	1
11h	3111h	[7:0]					
to	to	to	_	Do not rewrite	_	_	_
ECh	31ECh	[7:0]					
EDh	31EDh	[7:0]	_	Fixed to "38h"	0Eh	0Eh	_
EEh	31EEh	[7:0]					
to	to	to	_	Do not rewrite	_	_	_
FFh	31FFh	[7:0]					

Registers corresponding to Chip ID = 04h in Write mode. (Read: Chip ID = 84h)

Add	Address 4-wire I ² C		Pagistar nama	Description	Defaul after	Reflection	
4-wire			Register name	Description	By register	By address	timing
00h	3200h	[7:0]					
to	to	to	_	Do not rewrite	_	_	_
FFh	32FFh	[7:0]					

Registers corresponding to Chip ID = 05h in Write mode. (Read: Chip ID = 85h) * These registers are set in CSI-2 interface only.

Add	dress	h:t	Pogister name	Description		t value reset	Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
00h	3300h	[7:0]					
to	to	to	_	Do not rewrite	_	_	_
37h	3337h	[7:0]		E: 14 "D41"	4.01	4.01	
38h	3338h	[7:0]	_	Fixed to "D4h"	A0h	A0h	_
39h	3339h	[7:0]	_	Fixed to "40h"	C0h	C0h	_
3Ah	333Ah	[7:0]	_	Fixed to "10h" Fixed to "00h"	12h 01h	12h 01h	
3Bh 3Ch	333Bh 333Ch	[7:0] [7:0]	_	Fixed to "D4h"	00h	00h	_
3Dh	333Dh	[7:0]	<u> </u>	Fixed to "40h"	00h	00h	
3Eh	333Eh	[7:0]	<u> </u>	Fixed to "10h"	00h	00h	
3Fh	333Fh	[7:0]		Fixed to "00h"	01h	01h	
40h	3340h	[7:0]		TINCO LO CON	OIII	0111	
to	to	to	_	Do not rewrite	_	_	_
43h	3343h	[7:0]					
		0	_	Fixed to "0h"	0h		_
		1	_	Fixed to "0h"	0h		_
		2	_	Fixed to "0h"	0h		_
4.45	00.441	3	_	Fixed to "0h"	0h	004	_
44h	3344h	4 5	REPETITION	Refer to each operating setting.	0h	00h	Immediately
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
45h	3345h	[7:0]	_	Do not rewrite	_	_	_
		0	PHYSICAL	Output interface selection			
		1	_LANE_NUM	1: 2 Lane, 3: 4 Lane	3h		Immediately
				Others: Setting prohibited			
		2	_	Fixed to "0h"	0h		
46h	3346h	3	_	Fixed to "0h"	0h	03h	_
		4	_	Fixed to "0h"	0h		_
		5	_	Fixed to "0h"	0h		
		6	_	Fixed to "0h"	0h		
4-1		7	_	Fixed to "0h"	0h		_
47h	3347h	[7:0]		Do not volumite			
to 52h	to 3352h	to [7:0]	_	Do not rewrite	_	_	_
3211	333211	0					
		1					
		2		OPB Data Line number setting			
		3	OB_SIZE_V	* Refer to each operating setting.	0Eh		Immediately
53h	53h 3353h			Training committee		0Eh	
		5					
		6	_	Fixed to "0h"	0h		_
		7	_	Fixed to "0h"	0h		_
54h	3354h	[7:0]					
				Do not rougito			
to	to	to	_	Do not rewrite			

Add	Iress				Defaul after	t value reset	Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
		0		LSB	register	addiess	
		1					
		2					
57h	3357h	3				49h	
3711	333711	4				4311	
		5	DIO 0175 VIII 01	Vertical (V) direction effective pixel width			
		6	PIC_SIZE_V [12:0]	setting. * Refer to each operating setting.	0449h		Immediately
		7					1
		1					
		2					
		3				0.41	
58h	3358h	4		MSB		04h	
		5	_	Fixed to "0h"	0h		_
		6	_	Fixed to "0h"	0h		
		7	_	Fixed to "0h"	0h		
59h	3359h	[7:0]					
to	to	to	_	Reserved	_	_	_
6Ah 6Bh	336Ah 336Bh	[7:0] [7:0]	THSEXIT	Global timing setting	3Fh	3Fh	Immediately
6Ch	336Ch	[7:0]	TCLKPRE	Global timing setting	1Fh	1Fh	Immediately
6Dh	336Dh	[7:0]	TOLINI INC	Olosai aming solarig	1111	1111	immodiatory
to	to	to	_	Reserved	_	_	_
7Ch	337Ch	[7:0]					
7Dh	337Dh	[7:0]		LSB		0Ch	
7511	007 211	[7.0]	CSI_DT_FMT	RAW10: 0A0Ah / RAW12: 0C0Ch	0C0Ch		Immediately
7Eh	337Eh	[7:0]	[15:0]			0Ch	,
				MSB			
		0	CSI_LANE_MODE	Lane number setting 1: 2 Lane, 3: 4 Lane	3h		Immediately
		1	[1:0]	Others: Setting prohibited	311		illillediately
		2	_	Fixed to "0h"	0h		_
7Fh	337Fh	3	_	Fixed to "0h"	0h	03h	_
		4	_	Fixed to "0h"	0h		_
		5	_	Fixed to "0h"	0h		
		6	_	Fixed to "0h"	0h		
		7	_	Fixed to "0h"	0h		_
				LSB			
80h	3380h	[7:0]				40h	
			INCK_FREQ1	Master clock frequency			
			[15:0]	2520h: INCK = 37.125 MHz	4A40h		Immediately
			[. 3.0]	4A40h: INCK = 74.25 MHz			
81h	3381h	[7:0]				4Ah	
				MSB			
82h	3382h		TCLKPOST	Global timing setting	67h	67h	Immediately
83h	3383h		THSPREPARE	Global timing setting	1Fh	1Fh	Immediately
84h	3384h		THSZERO	Global timing setting	3Fh	3Fh	Immediately
85h	3385h		THSTRAIL	Global timing setting	27h	27h	Immediately
86h	3386h		TCLKTRAIL	Global timing setting	1Fh	1Fh	Immediately
87h 88h	3387h 3388h		TCLKPREPARE TCLKZERO	Global timing setting Global timing setting	17h 77h	17h 77h	Immediately
88h	3388h 3389h		TLPX	Global timing setting Global timing setting	2Fh	2Fh	Immediately Immediately
OSII	550311	[/ .∪]	L /	Joiobai unning setung	<u> </u>	<u> </u>	iiiiiieuiateiy

Add	Iress		Desire	December 2	Defaul after	Reflection	
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
8Ah to	338Ah to	[7:0] to	_	Reserved	_	_	_
8Ch	338Ch			110051100			
8Dh	338Dh		INCK_FREQ2 [10:0]	LSB Master clock frequency 1B4h: INCK = 37.125 MHz 367h: INCK = 74.25 MHz	367h	67h	Immediately
8Eh	220Eh	[2:0]		MSB		03h	
OEII	338Eh	[7:3]	_	Fixed to "00h"	00h	USII	_
8Fh to FFh	338Fh to 33FFh	to	-	Reserved	_	_	_

Readout Drive mode


The table below lists the operating modes available with this sensor. (N/A: Not supported mode)

			4.5	Output	_	Data rate				
Window	Mode	de INCK [MHz]	AD conversion	bit Frame width		Serial LVDS [Mbps/ch]			CS [Mbps	
			[bit]	[bit]	[Iranie/S]	2 ch	4 ch	8 ch	2 Lane	4 Lane
			10	10	30 / 25	371.25	185.625	92.8125	371.25	185.625
All-pixel	All pixel		12	12		445.5	222.75	111.375	445.5	222.75
scan		37.125 74.25	10	10 60 / 50	60 / 50	N/A	371.25	185.625	742.5	371.25
1080p-HD			12	12	60 / 50	N/A	445.5	222.75	N/A	445.5
			10	10	120 / 100	N/A	N/A	371.25	N/A	742.5

			E	Recording pixels		Total number of pixels			
Window	Mode	INCK	Frame			H [p	ixels]		1H period
	ivioue	[MHz]	rate [frame/s]	Н	V	LVDS	LVDS	V	[µs]
			[IIaiiie/s]	[pixels]	[lines]	CSI-2	CSI-2	[lines]	
						(10 bit)	(12 bit)		
			25			2640	2640		35.6
			30	4000		2200	2200	1125	29.6
All-pixel scan	All-pixel	37.125	50		1080	2640	2640		17.8
1080p-HD	All-pixel	74.25	60	1920	1000	2200	2200		14.8
			100			2640	N/A		8.9
			120			2200	N/A		7.4

Sync code (Serial LVDS output)

The sync code is added immediately before and after "dummy signal + OB signal + effective pixel data" and then output. The sync code is output in order of 1st, 2nd, 3rd and 4th. The fixed value is output for 1st to 3rd. (BLK: Blanking period)



Sync Code Output Timing

List of Sync Code

Cuma anda	1st code		2nd code		3rd code		4th code	
Sync code	10 bit	12 bit						
SAV (Valid line)	3FFh	FFFh	000h	000h	000h	000h	200h	800h
EAV (Valid line)	3FFh	FFFh	000h	000h	000h	000h	274h	9D0h
SAV (Invalid line)	3FFh	FFFh	000h	000h	000h	000h	2ACh	AB0h
EAV (Invalid line)	3FFh	FFFh	000h	000h	000h	000h	2D8h	B60h

(Note) They are output to each channel seriously in MSB first when low-voltage LVDS serial. For details, see the item of "Signal output" and "Output pin setting".

Sync Code Output Timing

The sensor output signal passes through the internal circuits and is output with a latency time (system delay) relative to the horizontal sync signal. This system delay value is undefined for each line, so refer to the sync codes output from the sensor and perform synchronization.



Image Data Output Format (CSI-2 output)


Frame Format

Each line of each image frame is output like the General Frame Format of CSI-2. The settings for each packet header are shown below.

DATA Type

Header [5:0]	Name	Setting register (I ² C)	Description		
00h	Frame Start Code	N/A	FS		
01h	Frame End Code	N/A	FE		
10h	NULL	N/A	Invalid data		
12h	Embedded Data	N/A	Embedded data		
2Bh	RAW10	Address: 7Dh, 7Eh (337Dh, 337Eh)	0A0Ah		
2Ch	RAW12	CSI_DT_FMT [15:0]	0C0Ch		
37h	OB Data	N/A	Vertical OB line data		


Frame Structure



Frame Structure of CSI-2 output

Embedded Data Line

The Embedded data line is output in a line following the sync code FS.



The end of the address and the register value is determined according to the tags embedded in the data.

Embedded Data Line Tag

Tag	Data Byte Description
00h	Illegal Tag. If found; treat as end of Data.
07h	End of Data.
AAh	CCI Register Index MSB [15:8]
A5h	CCI Register Index LSB [7:0]
5Ah	Auto increment the CCI index after the data byte – valid data
	Data byte contains valid CCI register data.
	Auto increment the CCI index after the data byte – null data
55h	A CCI register does not exist for the current CCI index.
	The data byte value is the 07h.
FFh	Illegal Tag. If found; treat as end of Data.

Specific output examples are shown below. (4-wire: Chip ID = 05h)

Pixel		ress EX]	Data Ruta Description	Value
Pixei	4-wire	I ² C	Data Byte Description	value
1	-		Data Format	0Ah
2				AAh
3			CCI Register Index MSB [15:8]	33h
4				A5h
5			CCI Register Index LSB [7:0]	95h
6				5Ah
7	95h	3395h		00h
8			REGHOLD value	5Ah
9	96h	3396h	REGHOLD value	[0]*
10				5Ah
11	97h	3397h	Fixed to "00h"	00h
12				5Ah
13	98h	3398h	Fixed to "00h"	00h
14				5Ah
15	99h	3399h	Fixed to "85h"	85h
16				5Ah
17	9Ah	339Ah	Fixed to "03h"	03h
18				5Ah
19	9Bh	339Bh	Fixed to "01h"	01h
20				5Ah
21	9Ch	339Ch	Fixed to "01h"	01h
22			Frame count	5Ah
23	9Dh	339Dh	Frame count	[7:0]*
24				5Ah
25	9Eh	339Eh	Fixed to "01h"	01h
26				5Ah
27	9Fh	339Fh	Black level setting value	[7:0]*
28			Black level setting value	5Ah
29	A0h	33A0h		[15:8]*
30			Data format	5Ah
31	A1h	33A1h	RAW10: 0A0Ah	[7:0]*
32			RAW12: 0C0Ch	5Ah
33	A2h	33A2h	1000011	[15:8]*
34				5Ah
35	A3h	33A3h	Fixed to "00h"	00h
36				5Ah
37	A4h	33A4h	Fixed to "00h"	00h
38				5Ah
39	A5h	33A5h	Fixed to "00h"	00h
40				5Ah
41	A6h	33A6h	Fixed to "F0h"	F0h
42				5Ah
43	A7h	33A7h	Fixed to "00h"	00h
44				5Ah
45	A8h	33A8h	Fixed to "01h"	01h
46				5Ah
47	A9h	33A9h	Fixed to "00h"	00h
48				5Ah
49	AAh	33AAh	Fixed to "00h"	00h
50				5Ah
51	ABh	33ABh	Fixed to "00h"	00h
52				5Ah
53	ACh	33ACh	Fixed to "00h"	00h

	Add	ress		
Pixel	[HI	EX]	Data Byte Description	Value
	4-wire	I ² C		
54				5Ah
55	ADh	33ADh	Fixed to "F0h"	F0h
56				5Ah
57	AEh	33AEh	Fixed to "00h"	00h
58				5Ah
59	AFh	33AFh	Fixed to "01h"	01h
60				5Ah
61	B0h	33B0h	Fixed to "00h"	00h
62				5Ah
63	B1h	33B1h	Fixed to "F0h"	F0h
64				5Ah
65	B2h	33B2h	Fixed to "00h"	00h
66				5Ah
67	B3h	33B3h	Gain Setting Value	[7:0]*
68				5Ah
69	B4h	33B4h		[15:8]*
70				5Ah
71	B5h	33B5h	Shutter setting value	[7:0]*
72			Chang value	5Ah
73	B6h	33B6h		[15:8]*
74				5Ah
75	B7h	33B7h	Fixed to "00h"	00h
76				5Ah
77	B8h	33B8h	Fixed to "00h"	00h
78				5Ah
79	B9h	33B9h	Fixed to "00h"	00h
80				5Ah
81	BAh	33BAh	Fixed to "00h"	00h
82				5Ah
83	BBh	33BBh	Fixed to "00h"	00h
84	D.O.	00001	E: 14 #001 "	5Ah
85	BCh	33BCh	Fixed to "00h"	00h
86	DD!	00001	Fire d to "OOL"	5Ah
87	BDh	33BDU	Fixed to "00h"	00h
88	DE.	00051	Fire d to "OOL"	5Ah
89	BEh	33BEn	Fixed to "00h"	00h
90	DFL	220	Fixed to "OOh"	5Ah
91	BFh	SSELL	Fixed to "00h"	00h
92	C0h	22001	Fixed to "OOh"	5Ah
93	CUN	SSCUN	Fixed to "00h"	00h 5Ah
95	C1h	33016	Fixed to "00h"	00h
96	UIII	33C III	1 1/20 10 0011	5Ah
97	C2h	33C3F	Fixed to "00h"	00h
98	QZII	JJUZII	in incu to don	5Ah
99	C3h	33C3h	Fixed to "00h"	00h
100	0011	300011	1 1/100 10 0011	5Ah
101	C4h	33C4h	Fixed to "00h"	00h
102	J	550 HI		5Ah
103	C5h	33C5h	Fixed to "00h"	00h
104				5Ah
105	C6h	33C6h	Fixed to "00h"	00h
106				5Ah
107	C7h	33C7h	Fixed to "00h"	00h
,	J.11	220111	1	3011

	Add	ress		
Pixel	[HI	EX]	Data Byte Description	Value
	4-wire	I ² C		
108			-	5Ah
109	C8h	33C8h	Fixed to "00h"	00h
110	0.01			5Ah
111	C9h	33C9h	Vertical line value	[7:0]*
112	0.41	00041	(VMAX)	5Ah
113	CAh	33CAh		[15:8]*
114	CDh	22CDh	Fixed to "OOh"	5Ah
115 116	CBh	SSCEII	Fixed to "00h"	00h 5Ah
117	CCh	22CCh	Horizontal clock value	[7:0]*
118	CCII	330011	(HMAX)	5Ah
119	CDh	33CDh	(HWAX)	[15:8]*
20	CDII	SSCDII		5Ah
121	CEh	33CFh	Fixed to "00h"	00h
122	OLII	OOOLII	Tixed to con	5Ah
123	CFh	33CFh	Fixed to "00h"	00h
124	0111	000111	1 100 10 0011	5Ah
125	D0h	33D0h	Fixed to "00h"	00h
126				5Ah
127	D1h	33D1h	Fixed to "00h"	00h
128				5Ah
129	D2h	33D2h	Fixed to "9Bh"	9Bh
130				5Ah
131	D3h	33D3h	Fixed to "07h"	07h
132				5Ah
133	D4h	33D4h	Fixed to "C8h"	C8h
134				5Ah
135	D5h	33D5h	Fixed to "04h"	04h
136				5Ah
137	D6h	33D6h	Fixed to "9Ch"	9Ch
138				5Ah
139	D7h	33D7h	Fixed to "07h"	07h
140				5Ah
141	D8h	33D8h	Fixed to "C9h"	C9h
142				5Ah
143	D9h	33D9h	Fixed to "04h"	04h
144				5Ah
145	DAh	33DAh	Fixed to "00h"	00h
146	D.C.	0055	F: 14 "001"	5Ah
147	DBh	33DBh	Fixed to "00h"	00h
148	DO:	00501	Fixed to "OCL"	5Ah
149	DCh	33DCh	Fixed to "00h"	00h
150	רט-	וטטטו	Fixed to "OOh"	5Ah
151	DDh	งงบบท	Fixed to "00h"	00h
152	חבי	2205-	Fixed to "OOh"	5Ah
153	DEh	งงบะท	Fixed to "00h"	00h
154 155	DFh	33057	Fixed to "00h"	5Ah 00h
156	וויים	SOPEII	I INGU TO TOTT	5Ah
157	E0h	33F0h	Fixed to "1Bh"	1Bh
158	LOII	JJLUII	TINOU TO TOTAL	5Ah
159	E1h	33F1h	Fixed to "05h"	05h
160		OOL III		5Ah
161	E2h	33F2h	Fixed to "D0h"	D0h
		302211	1	2011

	Add	ress		
Pixel	[HE	EX]	Data Byte Description	Value
	4-wire	I ² C		
162				5Ah
163	E3h	33E3h	Fixed to "03h"	03h
164				5Ah
165	E4h	33E4h	Fixed to "7Ch"	7Ch
166				5Ah
167	E5h	33E5h	Fixed to "01h"	01h
168				5Ah
169	E6h	33E6h	Fixed to "31h"	31h
170				5Ah
171	E7h	33E7h	Fixed to "01h"	01h
172				5Ah
173	E8h	33E8h	Fixed to "1Ch"	1Ch
174				5Ah
175	E9h	33E9h	Fixed to "05h"	05h
176		-		5Ah
177	EAh	33FAh	Fixed to "D1h"	D1h
178		002/11		5Ah
179	EBh	33FRh	Fixed to "03h"	03h
180	LDII	OOLDII	11/04 (0 00)1	5Ah
181	ECh	33ECh	Fixed to "01h"	01h
182	LOII	SSECII	Tixed to OTII	5Ah
183	EDh	33EDh	Number of lane	[1:0]*
184	LDII	SSEDII		5Ah
		2255	Fixed to "OOh"	
185	EEh	SSEEII	Fixed to "00h"	00h 5Ah
186	r r h	2255	Fixed to "OOh"	
187	EFh	33EFN	Fixed to "00h"	00h
188	E0h	22504	Fixed to "ODb"	5Ah
189	F0h	33FUN	Fixed to "0Bh"	0Bh
190	- 4-	22545	Fined to "OOL"	5Ah
191	F1h	33F1N	Fixed to "00h"	00h
192	Fol	0050	Fig. 1.1. 100k	5Ah
193	F2h	33F2n	Fixed to "0Ch"	0Ch
194	5 01	00501	E: 14 #001 "	5Ah
195	F3h	33F3h	Fixed to "00h"	00h
196				5Ah
197	F4h	33F4h	Fixed to "00h"	00h
198	F-:	00==:	F:	5Ah
199	F5h	33F5h	Fixed to "00h"	00h
200				5Ah
201	F6h	33F6h	Fixed to "0Fh"	0Fh
202				5Ah
203	F7h	33F7h	Fixed to "00h"	00h
204				5Ah
205	F8h	33F8h	Fixed to "06h"	06h
206				5Ah
207	F9h	33F9h	Fixed to "00h"	00h
208				5Ah
209	FAh	33FAh	Fixed to "10h"	10h
210				5Ah
211	FBh	33FBh	Fixed to "00h"	00h
212				07h
213	-	-	End of Data.	07h
214				07h

^{*} The value that shown in Data Byte Description is output.

Image Data Output Format

All-pixel scan mode (1080p-HD)

List of Setting Register for LVDS serial output


٨٨٨	ress											
4-wire	I ² C	bit	Register Name	Initial Value	2 ch	LVDS serial 4 ch	8 ch	Remarks				
Chip ID:				value	2 (11	4 (11	0 011					
05h	3005h	[0]	ADBIT	0h		0h / 1h		0: 10 bit, 1: 12 bit				
-		[0]	VREVERSE	0h		0h / 1h		0: Normal, 1: Inverted				
07h	3007h	[1]	HREVERSE	0h		0h / 1h		0: Normal, 1: Inverted				
		[7:4]	WINMODE	0h		0h		All-pixel scan				
						2h		30 / 25 [frame/s]				
001	00001	[1:0]	FRSEL	1h	N/A	1	h	60 / 50 [frame/s]				
09h	3009h				N/A	N/A	0h	120 / 100 [frame/s]				
		[4]	FDG_SEL	0h		0h / 1h		0: LCG mode, 1: HCG mode				
18h	3018h	[7:0]										
19h	3019h	[3·0]	VMAX	465h		465h						
1911	30 1911	[3.0]				4.4.6.01:		05 [6				
1Dh	201Dh	[7.0]				14A0h		25 [frame/s]				
1Bh	301Bh	[7:0]				1130h		30 [frame/s]				
			HMAX	0898h	N/A	A5	0h	50 [frame/s]				
	1Ch 301Ch [5:		T HVD (7)	000011	N/A	898h		60 [frame/s]				
1Ch		[5:0]			N/A	N/A	528h	100 [frame/s]				
					N/A	N/A	44Ch	120 / 100 [frame/s]				
441	00.441	[1:0]	ODBIT	1h		0h / 1h		0: 10 bit, 1: 12 bit				
44h	3044h		OPORTSEL	0h	Dh	Eh	Fh	I/F selection				
5Ch	305Ch	[7:0]	INCKSEL1	18h		28h / 18h		Set according to INCK setting				
5Dh	305Dh	[7:0]	INCKSEL2	10h		10h / 00h		Set according to INCK setting				
5Eh	305Eh	[7:0]	INCKSEL3	20h		20h		Set according to INCK setting				
5Fh	305Fh	[7:0]	INCKSEL4	10h		10h / 00h		Set according to INCK setting				
60h	3060h	[7:0]										
to	to	to	Set register value	that des	cribed on iter	m "Register m	ap".					
FFh	30FFh	[7:0]										
Chip ID		r=										
00h	3100h		0 -1	di a cal		"D:- t -	"					
to FFh	to	to	Set register value	that des	cribed on iter	m "Register m	iap".					
Chip ID	31FFh - 04h	[/.0]										
00h	3200h	[7:01										
to	to	to	Set register value	that des	cribed on iter	m "Register m	an"					
FFh	32FFh		Co. Toglotor Tarac			togictor in	~p .					
Chip ID		-1										
00h	3300h	[7:0]										
to	to	to	Changing the valu	ing the value is not necessary.								
FFh	33FFh	[7:0]										

List of Setting Register for CSI-2 serial output


							CSI-2	serial			
Add	ress		5 · N	Initial		2/4	lane		41	ane] .
	I ² C	bit	Register Name	Value	25	30	50	60	100	120	Remarks
4-wire	10				[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	
Chip ID:	02h										
05h	3005h	[0]	ADBIT	0h			0: 10 bit, 1: 12 bit				
		[0]	VREVERSE	0h			0h	/ 1h			0: Normal, 1: Inverted
07h	3007h	[1]	HREVERSE	0h			0h	/ 1h			0: Normal, 1: Inverted
		[7:4]	WINMODE	0h			C)h			All-pixel scan
		[1:0]	FRSEL	1h	2	h	1	h	()h	
09h	3009h	[4]	FDG_SEL	0h			Oh	/ 1h			0: LCG mode,
		[4]	FDG_SEL	UII				1: HCG mode			
18h	3018h	[7:0]	VMAX	465h							
19h	3019h	[3:0]	VIVIAA	40311							
1Bh	301Bh	[7:0]	HMAX	0898h	14A0h	1130h	A50h	898h	528h	44Ch	H direction designated
1Ch	301Ch	[5:0]	TIVIAA	0898N 14A0N 1130N A50N 898N 528N				44011	i i direction designated		
44h	3044h	[1:0]	ODBIT	1h			In CSI-2, fixed to "1h".				
4411	304411	[7:4]	OPORTSEL	0h			C)h			In CSI-2, fixed to "0h".
5Ch	305Ch	[7:0]	INCKSEL1	18h			28h	/ 18h			Set according to INCK
5Dh	305Dh	[7:0]	INCKSEL2	10h			10h	/ 00h			Set according to INCK
5Eh	305Eh	[7:0]	INCKSEL3	20h			2	0h			Set according to INCK
5Fh	305Fh	[7:0]	INCKSEL4	10h			10h	/ 00h			Set according to INCK
60h	3060h	[7:0]									
to	to	to	Set register value	that desc	cribed on iter	n "Register n	nap".				
FFh	30FFh	[7:0]									
Chip ID	= 03h		T								
00h	3100h	[7:0]									
to	to	to	Set register value	that desc	cribed on iter	n "Register n	nap".				
FFh	31FFh	[7:0]	L								
Chip ID:			T								
00h	3200h	[7:0]	0]								
to	to	to	Set register value that described on item "Register map" and the next table.								
FFh	32FFh	32FFh [7:0]									




							CSI-2 serial			Remarks	
							10 bit	12 bit	10 bit		
Add	ress				N/A	N/A	25 / 30	25 / 30	50 / 60	2 lane	
		bit	Register Name	Initial			[frame/s]	[frame/s]	[frame/s]		
				Value	10 bit	12 bit	10 bit	12 bit	10 bit		
4-wire	I ² C				25 / 30	25 / 30	50 / 60	50 / 60	100 / 120	4 lane	
					[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]		
Chip ID =	= 05h										
		Da	ta rate		185.625	222.75	371.25	445.5	742.5	[Mbps / Lane]	
44h	3344h	[5:4]	REPETITION	0h	2h	1h	1h	0h	0h	_	
46h	2246h	[4.0]	PHYSICAL_	3h			1h / 3h			1h : 2 lane	
4011	3346h	[1.0]	LANE_NUM	SII			1117 311			3h : 4 lane	
53h	3353h	[5:0]	OB_SIZE_V	Eh			Eh			_	
57h	3357h	[7:0]	PIC_SIZE_V	449h							
58h	3358h	[4:0]	I IO_GIZE_V	44311			_				
6Bh	336Bh	[7:0]	THSEXIT	3Fh	27h 2Fh 37h 3Fh 5Fh				Global timing		
6Ch	336Ch	[7:0]	TCLKPRE	1Fh			Global timing				
7Dh	337Dh	[7:0]	CSI_DT_FMT	0C0Ch			0A0Ah: RAW10				
7Eh	337Eh	[7:0]	CSI_DT_FWIT	OCOCII			0C0Ch: RAW12				
7Fh	337Fh	[4.0]	CSI_LANE_	3h			1h : 2 lane				
7511	33/11	[1.0]	MODE	SII			1h / 3h			3h : 4 lane	
80h	3380h	[7:0]				27 126	5 MHz: 2520h				
			INCK_FREQ1	4A40h		74.25	Set according to INCK				
81h	3381h	[7:0]				7 1.20	, W. 12. 17 (1011				
82h	3382h	[7:0]	TCLKPOST	67h	57h	5Fh	5Fh	67h	77h	Global timing	
83h	3383h	[7:0]	THSPREPARE	1Fh	0Fh	17h	1Fh	1Fh	2Fh	Global timing	
84h	3384h	[7:0]	THSZERO	3Fh	2Fh	2Fh	37h	3Fh	5Fh	Global timing	
85h	3385h	[7:0]	THSTRAIL	27h	17h	17h	1Fh	27h	37h	Global timing	
86h	3386h	[7:0]	TCLKTRAIL	1Fh	0Fh	17h	1Fh	1Fh	37h	Global timing	
87h	3387h	[7:0]	TCLKPREPARE	17h	0Fh	0Fh	17h	17h	37h	Global timing	
88h	3388h	[7:0]	TCLKZERO	77h	37h	4Fh	67h	77h	BFh	Global timing	
89h	3389h	[7:0]	TLPX	27h	1Fh	27h	27h	27h	3Fh	Global timing	
8Dh	338Dh	[7:0]	INCK_FREQ2	0367h		Sat according to INCV					
8Eh	338Eh	[7:0]	IIION_I NEQZ	030711	37.125 MHz: 01B4h 74.25 MHz: 0367h					Set according to INCK	




Pixel Array Image Drawing in All-pixel scan mode (Serial LVDS output)



Drive Timing Chart for All-pixel scan mode (Serial LVDS output)



Pixel Array Image Drawing in All-pixel scan mode (CSI-2 serial output)



Drive Timing Chart for All-pixel scan mode (CSI-2 serial output)

Window Cropping Mode


Sensor signals are cut out and read out in arbitrary positions.

Cropping position is set, regarding effective pixel start position as origin (0, 0) in all pixel scan mode. Cropping is available from all-pixel scan mode and vertical, horizontal period and frame rate are fixed to the value for this mode. Pixels cropped by horizontal cropping setting are output with left justified and that extends the horizontal blanking period.

Window cropping image is shown in the figure below.

Cropping position is set, regarding effective pixel start position as origin (0, 0) in all pixel scan mode.

Only vertical width can be set for OB (horizontal width is the same as the Window cropping width).



Horizontal scan direction (Normal)

Image Drawing of Window Cropping Mode

Restrictions on Window cropping mode

The register settings should satisfy following conditions:

WINPH + WINWH ≤ 1944 368 ≤ WINWH Set WINPH and WINWH to a multiple of 4.

V_{TTL} (Number of lines per frame or VMAX) ≥ WINWV_OB + WINWV + 13

However, $6 \le WINWV_OB \le 16$ WINPV + WINWV ≤ 1096 $304 \le WINWV$ OB_SIZE_V = WINWV_OB - 2 (In CSI-2 output) PIC_SIZE_V = WINWV (In CSI-2 output)

Frame rate on Window cropping mode Frame rate [frame/s] = $1 / (V_{TTL} \times (1H \text{ period}))$

1H period (unit: [µs]): Fix 1H time in a mode before cropping and calculate it by the value of "Number of INCK in 1H" in the table of "Operating Mode" and "List of Operation Modes and Output Rates".

List of Setting Register for LVDS serial output

Add	Iress			Initial		LVDS serial						
4-wire	I ² C	bit	Register Name	Value	2 ch	4 ch	8 ch	Remarks				
Chip ID:	: 02h											
05h	3005h	[0]	ADBIT	0h		0h / 1h		0: 10 bit, 1: 12 bit				
		[0]	VREVERSE	0h		0h / 1h		0: Normal, 1: Inverted				
07h	3007h	[1]	HREVERSE	0h		0h / 1h		0: Normal, 1: Inverted				
		[7:4]	WINMODE	0h		4h		Window cropping				
						2h		_				
001-	20001	[1:0]	FRSEL	1h	N/A	1	h	_				
09h	3009h				N/A	N/A	0h	_				
		[4]	FDG_SEL	0h		0h / 1h		0: LCG mode, 1: HCG mode				
18h	3018h	[7:0]	VMAX	44Ch		V		Coo provious page				
19h	3019h	[3:0]	VIVIAA	44CI1		V_{TTL}		See previous page.				
						14A0h	·	*1: 10 bit / 12 bit available				
1Bh	301Bh	[7:0]				1130h	·	*2: 10 bit / 12 bit available				
			HMAX	0898h	N/A	A5	0h	*3: 10 bit / 12 bit available				
	2040				N/A	89	8h	*4: 10 bit / 12 bit available				
1Ch	1Ch 301Ch [5:0]	[5:0]			N/A	N/A	528h	*5: 10 bit only				
					N/A	N/A	44Ch	*6: 10 bit only				
4.41	00.441	[1:0]	ODBIT	ODBIT 1h 0h / 1h			0: 10 bit, 1: 12 bit					
44h	3044h	[7:4]	OPORTSEL	0h	Dh	Eh	Fh	I/F selection				
54h	3054h	[7:0]	_	67h		67h		CMOS / LVDS setting				
5Ch	305Ch	[7:0]	INCKSEL1	18h		28h / 18h		Set according to INCK				
5Dh	305Dh	[7:0]	INCKSEL2	10h		10h / 00h		Set according to INCK				
5Eh	305Eh	[7:0]	INCKSEL3	20h		20h		Set according to INCK				
5Fh	305Fh	[7:0]	INCKSEL4	10h		10h / 00h		Set according to INCK				
60h	3060h	[7:0]										
to	to	to	Set register value	that des	cribed on iter	n "Register m	ap".					
FFh	30FFh	[7:0]										
Chip ID	1											
00h	3100h	-										
to	to		Set register value	that des	cribed on iter	n "Register m	ap".					
FFh	31FFh	[7:0]										
Chip ID	1	I										
00h	3200h	-				" "						
to	to		Set register value	Set register value that described on item "Register map".								
FFh	32FFh	[[7:0]										
Chip ID		17.63										
00h	3300h		Changing the viels									
to FFh	to 33FFh		Changing the valu	ie is not	necessary.							
FEIL	JUSTEII	117.01	İ									

List of Setting Register for CSI-2 serial output

Add	Address bit		Register Name	Initial	2 / 4 lane 4 lane						Remarks	
4-wire	I ² C			Value	*1 *2 *3 *4 *5 *6							
Chip ID: 02h												
05h	3005h	[0]	ADBIT	0h			0h /	/ 1h			0: 10 bit, 1: 12 bit	
06h	3006h	[7:0]	MODE	00h			00)h			All-pixel scan	
		[0]	VREVERSE	0h			0h /	/ 1h			0: Normal, 1: Inverted	
07h	3007h	[1]	HREVERSE	0h			0h /	/ 1h			0: Normal, 1: Inverted	
		[7:4]	WINMODE	0h			4	h			Window cropping	
		[1:0]	FRSEL	1h	2	!h	1	h	0	h	_	
09h	3009h	[4]	FDG_SEL	0h			0h /	/ 1h			0: LCG mode, 1: HCG mode	
18h	3018h	[7:0]									1: ACG mode	
19h	3019h	[3:0]	VMAX	44Ch			See previous page					
1Bh	301Bh	[7:0]										
1Ch	301Ch	[5:0]	HMAX	0898h	14A0h	1130h	A50h	898h	528h	44Ch	H direction designated	
			ODBIT	1h			In CSI-2, fixed to "1h".					
44h	3044h	[7:4]	OPORTSEL	0h			In CSI-2, fixed to "0h".					
54h	3054h	[7:0]	_	67h			66	6h			CSI-2 setting	
5Ch	305Ch	[7:0]	INCKSEL1	2Ch			28h /	/ 18h			Set according to INCK	
5Dh	305Dh	[7:0]	INCKSEL2	10h			10h /	00h			Set according to INCK	
5Eh	305Eh	[7:0]	INCKSEL3	2Ch			20)h			Set according to INCK	
5Fh	305Fh	[7:0]	INCKSEL4	10h			10h /	[/] 00h			Set according to INCK	
60h	3060h	[7:0]										
to	to	to	Set register value th	nat descri	bed on item	"Register r	nap".					
FFh	30FFh	[7:0]										
Chip ID =	I		T									
00h	3100h	[7:0]										
to	to	to	Set register value the	Set register value that described on item "Register map".								
FFh	31FFh	[7:0]										
Chip ID =	I		T									
00h	3200h	[7:0]					_					
to	to	to	Set register value th	nat descri	bed on item	"Register n	nap".					
FFh	32FFh	[7:0]	ון (ו									



							CSI-2 serial			Remarks		
Add	Address			1:4:-1	N/A N/A		10 bit	12 bit	10 bit	Olono		
		bit	Register Name	Initial Value	N/A	N/A	*1 and *2	*1 and *2	*3 and *4	2 lane		
4-wire	I ² C			value	10 bit	12 bit	10 bit	12 bit	10 bit	4 lane		
4-Wile	10				*1 and *2	*1 and *2	*3 and *4	*3 and *4	*5 and *6	4 Idile		
Chip ID :	hip ID = 05h											
	1			Data rate	185.625	222.75	371.25	445.5	742.5	[Mbps / Lane]		
44h	3344h	[5:4]	REPETITION	0h	2h	1h	1h	0h	0h	_		
46h	3346h	[1:0]	PHYSICAL_	3h			1h / 3h			1h : 2 lane		
	00 1011	[1.0]	LANE_NUM	0.1						3h : 4 lane		
53h	3353h	[5:0]	OB_SIZE_V	Eh			Eh			_		
57h	3357h	[7:0]	PIC_SIZE_V	449h			449h			_		
58h	3358h	[4:0]										
6Bh	336Bh	[7:0]	THSEXIT	3Fh	27h	2Fh	37h	3Fh	5Fh	Global timing		
6Ch	336Ch	[7:0]	TCLKPRE	1Fh			Global timing					
7Dh	337Dh	[7:0]	CSI_DT_FMT	0C0Ch			0A0Ah: RAW10					
7Eh	337Eh	[7:0]	002				0C0Ch: RAW12					
7Fh	337Fh	[1:0]	CSI_LANE_	3h			1h : 2 lane					
	••••	[]	MODE				3h : 4 lane					
80h	3380h	[7:0]										
		. ,	37.125 MHz: 2520h							Set according to INCK		
81h	3381h	[7:0]				74.25	5 MHz: 4A40h			cot according to intert		
82h	3382h	[7:0]	TCLKPOST	67h	57h	5Fh	5Fh	67h	77h	Global timing		
83h	3383h	[7:0]	THSPREPARE	1Fh	0Fh	17h	1Fh	1Fh	2Fh	Global timing		
84h	3384h	[7:0]	THSZERO	3Fh	2Fh	2Fh	37h	3Fh	5Fh	Global timing		
85h	3385h	[7:0]	THSTRAIL	27h	17h	17h	1Fh	27h	37h	Global timing		
86h	3386h	[7:0]	TCLKTRAIL	1Fh	0Fh	17h	1Fh	1Fh	37h	Global timing		
87h	3387h	[7:0]	TCLKPREPARE	17h	0Fh	0Fh	17h	17h	37h	Global timing		
88h	3388h	[7:0]	TCLKZERO	77h	37h	4Fh	67h	77h	BFh	Global timing		
89h	3389h	[7:0]	TLPX	27h	1Fh	27h	27h	27h	3Fh	Global timing		
8Dh	338Dh	[7:0]	INCK FREQ2	0367h		37.125	Set according to INCK					
8Eh	338Eh	[7:0]	_	030711	74.25 MHz: 0367h					Set according to INCK		

The example of window cropping setting is shown below.


The frame rate is maximum setting as each image format. For adjust the frame rate, please extend the VMAX or the number of lines per frame.

Example of Window cropping Mode Setting


Image	INCK	Output Resolution	Frame rate [frame/s]	Number of recording pixels		Register setting [DEC] (HEX)						
size	[MHz]	[bit]		Horizontal	Vertical	FRSEL	НМАХ	VMAX	WINPH	WINPV	WINWH	WINWV
		10/12	63.9	640		2	4400d (1130h)		640d (280h)	300d (12Ch)	656d (290h)	496d (1F0h)
VGA	37.125 74.25		129.8		480	1	2200d (898h)					
		10	259.6			0	1100d (44Ch)					
		10/12	102.9			2	4400d (1130h)		784d (310h)	396d (18Ch)	368d (170h)	304d (130h)
CIF	37.125 74.25	10/12	205.8	352	288	1	2200d (898h)	328d (148h)				
		10	411.6			0	1100d (44Ch)				, ,	

^{*} These settings are when the ignored OB line is 2 lines and effective OB line is 14 lines.


^{*} When the CSI-2 output, set the value that is set to register WINWV_OB to register PIC_SIZE_V.




Pixel Array Image Drawing in Window Cropping mode (Serial LVDS output)



Drive Timing Chart for Window Cropping mode (Serial LVDS output)



Pixel Array Image Drawing in Window Cropping mode (CSI-2 serial output)



Drive Timing Chart for Window Cropping mode (CSI-2 serial output)

Description of Various Function


Standby Mode

This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control STANDBY register. Standby mode is also established after power-on or other system reset operation.

List of Standby Mode Setting

		Register	details		1.26.1	0.46			
Register name	Register Chip ID		Address (): I ² C	bit	Initial value	Setting value	Status	Remarks	
STANDBY		02h	00h	[0]	1	1	Standby	Register communication is executed in standby mode.	
STAINDBY	_	UZN	(3000h)	[0]	1	0	Operating		

The serial communication registers hold the previous values. However, the address registers transmitted in standby mode are overwritten. The serial communication block operates even in standby mode, so standby mode can be canceled by setting the STANDBY register to "0". Some time is required for sensor internal circuit stabilization after standby mode is canceled. After standby mode is canceled, a normal image is output from the 9 frames after internal regulator stabilization (20 ms or more).



Sequence from Standby Cancel to Stable Image Output

Slave Mode and Master Mode

The sensor can be switched between slave mode and master mode. The switching is made by the XMASTER pin. Establish the XMASTER pin status before canceling the system reset. (Do not switch this pin status during operation.)

Input a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode. For sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating mode for horizontal sync signal. See the section of "Operating mode" for the number of output data line and 1H period.


Set the XMSTA register to "0" in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX [16:0] register and the clock number in horizontal direction by the HMAX [13:0] register. See the description of Operation Mode for details of the section of "Operating Modes".


List of Slave and Master Mode Setting

Pin name	Pin processing	Operating mode	Remarks		
VMACTED nin	Fixed to Low	Master mode	High: OV _{DD} Low: GND		
XMASTER pin	Fixed to High	Slave mode			

List of Register in Master Mode

	Register detail	s (Chip ID	= 02h)	Initial			
Register name	Register	Address (): I ² C	bit	value	Setting value	Remarks	
XMSTA	_	02h (3002h)	[0]	1	Master operation ready Master operation start	The master operation starts by setting 0.	
	VMAX [7:0]	18h (3018h)	[7:0]		·	, ,	
VMAX [15:0]	VMAX [15:8]	19h (3019h)	[7:0]	00465h	See the item of each drive mode.	Line number per frame designated	
	VMAX [16]	1Ah (301Ah)	[0]				
HMAX [13:0]	HMAX [7:0]	1Bh (301Bh)	[7:0]	0898h	See the item of each drive mode.	Clock number per line	
11 IVIAX [13.0]	HMAX [13:8]	1Ch (301Ch)	[5:0]	089011	See the item of each drive mode.	designated	
XVSLNG [1:0]	_	46h (3046h)	[5:4]	0h	0: 1H, 1: 2H, 2: 4H, 3: 8H	XVS low level pulse width designated	
XHSLNG [1:0]	_	47h (3047h)	[5:4]	0h	0: Min.to 3: Max. See the next	XHS low level pulse width designated	
XVSOUTSEL [1:0]	_	49h	[1:0]	0h	0: Fixed to High 2: VSYNC output Others: Setting prohibited	_	
XHSOUTSEL [1:0]	_	(3049h)	[3:2]	0h	0: Fixed to High 2: HSYNC output Others: Setting prohibited	_	





XVS/XHS output waveform in sensor master mode

List of XHSLNG Register (INCK = 74.25 MHz)

	LVDS serial output									
DCK	445.5	371.25	222.75	185.625	111.375	92.8125				
DOR	[Mbps / ch]	[Mbps / ch]	[Mbps / ch]	[Mbps / ch]	[Mbps / ch]	[Mbps / ch]				
XHSLNG = 0	48 bit	40 bit	24 bit	20 bit	12 bit	10 bit				
XHSLNG = 1	96 bit	80 bit	48 bit	40 bit	24 bit	20 bit				
XHSLNG = 2	192 bit	160 bit	96 bit	80 bit	48 bit	40 bit				
XHSLNG = 3	384 bit	320 bit	192 bit	160 bit	96 bit	80 bit				

The XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS and XHS are output just after standby is released. The XVS and XHS are output asynchronous with other input or output signals. In addition, the output signals are output with a undefined latency time (system delay) relative to the XHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.


SONY IMX385LQR-C

Gain Adjustment Function

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 72 dB by the GAIN [9:0] register setting. The same setting is applied in all colors. The value which is ten times the gain is set to register.

Example)

When set to 6 dB: $6 \times 10 = 60d$; GAIN [9:0] = 3Ch When set to 12.8 dB: $12.8 \times 10 = 128d$; GAIN [9:0] = 80h




Register setting value [Hex]

List of PGC Register

Register	Register deta	ails (Chip ID =	02h)	Initial	Setting value	Domarka	
name	Register	Address (): I ² C	bit	value	Setting range	Remarks	
GAIN [8:0]	GAIN [7:0]	14h (3014h)	[7:0]	000h	000h-2D0h (0d-720d)	Setting value: Gain [dB] x 10	
GAIN [0.0]	GAIN [9:8]	15h (3015h)	[1:0]	Ooon			

Gain Reflection Timing is changed by the set value of GAINDLY as shown below.



Gain Reflection Timing

Black Level Adjustment Function

The black level offset (offset variable range: 000h to 1FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL [8:0] register. When the BLKLEVEL setting is increased by 1 LSB, the black level is increased by 1 LSB.

Use with values shown below is recommended.

10-bit output: 03Ch (60d) 12-bit output: 0F0h (240d)

List of Black Level Adjustment Register

	Register detai	Initial				
Register name	Register Address (): I ² C		bit	value	Setting value	
	BLKLEVEL [7:0]	0Ah (300Ah)	[7:0]	0F0h	000h to 1FFh	
BLKLEVEL [8:0]	BLKLEVEL [8]	0Bh (300Bh)	[0]	OFUN		

Normal Operation and Inverted Operation

The sensor readout direction (normal / inverted) in vertical direction can be switched by the VREVERSE register setting and in horizontal direction can be switched by the HREVERSE register setting. See the section of "Operating Modes" for the order of readout lines in normal and inverted modes. One invalid frame is generated when reading immediately after the readout direction change in order to switch the normal operation and inversion between frames.

List of Drive Direction Setting Register

	Register detai		Initial		
Register name	Register	Address (): I ² C	bit	value	Setting value
VREVERSE	_	07h	[0]	0h	0: Normal (Initial value) 1: Vertical Inverted
HREVERSE	_	(3007h)	[1]	0h	0: Normal (Initial value) 1: Horizontal Inverted

In normal mode

N1-Pin A1-Pin


V (+)

V (+)


A12-Pin


(Chip outline)

In inverted mode



Normal and Inverted Drive Outline in Vertical Direction (TOP VIEW)





Normal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)

Shutter and Integration Time Settings

This sensor has a variable electronic shutter function that can control the integration time in line units. In addition, this sensor performs rolling shutter operation in which electronic shutter and readout operation are performed sequentially for each line.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

Example of Integration Time Setting

The sensor's integration time is obtained by the following formula.

Integration time = 1 frame period - (SHS1 + 1) × (1H period)

- *1 The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register VMAX value in master mode. The frame period is designated in 1H units, so the time is determined by (Number of lines × 1H period).
- *2 See "Operating Modes" for the 1H period.

In this section, the shutter operation and storage time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Shutter Operation

Normal Exposure Operation (Controlling the Integration Time in 1H Units)

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHS1 [16:0] register. Set SHS1 [16:0] to a value between 2 and (Number of lines per frame - 1). When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit.

When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX register. The number of lines per frame differs according to the operating mode.

List of integration time setting register in 1 H unit

	Register deta	ails (Chip ID =	= 02h)		
Register name	Register	Address (): I ² C	bit	Initial value	Setting value
	SHS1 [7:0]	20h (3020h)	[7:0]		
SHS1 [16:0]	SHS1 [15:8]	21h (3021h)	[7:0]	00000h	Sets the shutter sweep time. 2 to (Number of lines per frame - 2) * Number of lines per frame -1 setting is prohibited
	SHS1 [16]	6] 22h [0]		rtamber of miso per name in setting to promise	
	VMAX [7:0]	18h (3018h)	[7:0]		
VMAX [16:0]	VMAX [15:8]	19h (3019h)	[7:0]	00465h	Sets the number of lines per frame (only in master mode). See "Operating Modes" for the setting value in each mode.
	VMAX [16]	1Ah (301Ah)	[0]		




Image Drawing of Integration Time Control within a Frame

Long Exposure Operation (Control by Expanding the Number of Lines per Frame)

Long exposure operation can be performed by lengthening the frame period.

When the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse interval. When the sensor is operating in master mode, it is done by designating a larger register VMAX [16:0] value compared to normal operation. When the integration time is extended by increasing the number of lines, the rear V blanking increases by an equivalent amount. The maximum VMAX and SHS1 [16:0] values are 131071d. When the number of lines per frame is set to the maximum value, the integration time in All-pixel scan mode at 60 frame / s is approximately 1.9 s. However, set the upper limit of the long exposure operation to be one second. When set to a number of V lines or more than that noted for each operating mode, the imaging characteristics are not guaranteed during long exposure operation.




Image Drawing of Long Integration Time Control by Adjusting the Frame Period

Example of Integration Time Settings

The example of register setting for controlling the storage time is shown below.

Example of Integration Time Settings (In All-pixel scan)

Operation	Sensor setti	ng (register)	Integration times	
Operation	VMAX*	SHS1**	Integration time	
		1125	Setting prohibited	
		1124	Setting prohibited	
		1123	1H	
		:	;	
Normal frame rate	1125	N	(1125 - (N + 1)) H	
		:	;	
		2	1122H	
		1	Setting prohibited	
		0	Setting prohibited	
Long time exposure Operation (Control by Expanding the Number of Lines per Frame)	М	N	(M - (N + 1) H	

^{*} In sensor master mode. In slave mode, the interval is the same as XVS input.

^{**} The SHS1 setting value (N) is set between "2" and "the VMAX value (M) – 2".

Signal Output

Output Pin Settings

The output formats of this sensor support the following modes.

Low voltage LVDS serial (2 ch / 4 ch / 8 ch switching) DDR output CSI-2 serial (2 Lane / 4 Lane, RAW10 / RAW12) output

The switching for serial interface is made by the OMODE pin. Establish the OMODE pin status before canceling the system reset. (Do not switch this pin status during operation.) Each mode is set using the register OPORTSEL. The table below shows the output format settings.

List of Interface Switching

Pin name	Pin	Interface	Remarks
OMODE pin	Fixed to Low	CSI-2 serial	High: OVDD
OMODE PITI	Fixed to High	Low voltage LVDS serial	Low: GND

List of Output Interface Setting Register

Dogister name	Register details (Chip ID = 02h)		Initial	Setting	Description			
Register name	Address (): I ² C	bit	bit value value		Description			
				Dh	Low voltage LVDS serial 2 ch DDR			
	4.41		4] Oh				Eh	Low voltage LVDS serial 4 ch DDR
OPORTSEL [3:0]	44h (3044h)	[7:4]		Fh	Low voltage LVDS serial 8 ch DDR			
	(304411)			0h	CSI-2 serial 2Lane			
				0h	CSI-2 serial 4Lane			
CODEN	SCDEN 54h [0] 1h		0h	Sync code Disable (In CSI-2, must set to 0h.)				
SCDEN			in	1h	Sync code Enable (Low voltage LVDS serial, must set to 1h.)			

^{*} In CSI-2 output, set registers that described in section "CSI-2 output setting".

Each output pin is shown in the table below when setting low-voltage LVDS serial 2 ch / 4 ch / 8 ch output.

Output Pins for Low LVDS Serial

	Low voltage LVDS serial DDR output					
DLOP/DLOM	2 ch	4 ch	8 ch			
DLOMH	Hi-Z	Hi-Z	Ch8 / M			
DLOPH	Hi-Z	Hi-Z	Ch8 / P			
DLOMG	Hi-Z	Hi-Z	Ch6 / M			
DLOPG	Hi-Z	Hi-Z	Ch6 / P			
DLOMF	Hi-Z	Ch4 / M	Ch4 / M			
DLOPF	Hi-Z	Ch4 / P	Ch4 / P			
DLOME	Ch2 / M	Ch2 / M	Ch2 / M			
DLOPE	Ch2 / P	Ch2 / P	Ch2 / P			
DLOMD	Ch1 / M	Ch1 / M	Ch1 / M			
DLOPD	Ch1 / P	Ch1 / P	Ch1 / P			
DLOMC	Hi-Z	Ch3 / M	Ch3 / M			
DLOPC	Hi-Z	Ch3 / P	Ch3 / P			
DLOMB	Hi-Z	Hi-Z	Ch5 / M			
DLOPB	Hi-Z	Hi-Z	Ch5 / P			
DLOMA	Hi-Z	Hi-Z	Ch7 / M			
DLOPA	Hi-Z	Hi-Z	Ch7 / P			


Low-voltage LVDS serial 2 ch / 4 ch / 8 ch output format is shown in the figure below.

When setting 2 ch, after four data of SAV is output in the order of CH1 and CH2 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1 and CH2 respectively.

When setting 4 ch, after four data of SAV is output in the order of CH1, CH2, CH3 and CH4 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1, CH2, CH3 and CH4 respectively.

When setting 8 ch, output in a format similar to the 2 ch and 4 ch output as shown below. Data is sent MSB first.

For details, see drive timing in each mode in the section of "Operation Mode".



Output Format of Low voltage LVDS Serial 2 ch / 4 ch / 8 ch

SONY

CSI-2 output

The output formats of this sensor support the following modes.

CSI-2 serial 2 Lane / 4 Lane, RAW10 / RAW12

The 2 Lane / 4 Lane serial signal output method using this sensor is described below.

Complied with the CSI-2, data is output using 2 Lane / 4 Lane. The image data is output from the CSI-2 output pin. The DMOPA/DMOMA are called the Lane1 data signal, the DMOPB/DMOMB are called the Lane2 data signal, the DMOPD/DMOMD are called the Lane4 data signal. In addition, the clock signals are output from DMCKP/DMCKM of the CSI-2 pins.

In 2 Lane mode, data is output from Lane1 and Lane2. In 4 Lane mode, data is output from Lane1, Lane2, Lane3 and Lane4. The bit rate maximum value is 742.5 Mbps / Lane.

The select of RAW10 / RAW12 is set by the register: CSI_DT_FMT [15:0].

The number of output lanes is set by the register: CSI_LANE_MODE [1:0] and the number of lanes physically connected is set by PHYSICAL_LANE_NUM [1:0]. Unused lanes (when setting 2 lanes; DMOPC / DMOMC, DMOPD / DMOMD) are set to Hi-Z output by the setting. When the number of lanes more than CSI_LANE_MODE is set by PHYSICAL_LANE_NUM, unused lanes output signals conformed to MIPI standard.

Decister name	Register details (Chip ID = 05h)		Initial	Setting	Description	
Register name	Address (): I ² C	bit	value	value	Description	
CSI DT EMT[45:0]	7Dh (337Dh)	[7:0]	0C0Ch	0A0Ah	RAW10	
CSI_DT_FMT [15:0]	7Eh (337Eh)	[7:0]	000011	0C0Ch	RAW12	
	46h (3346h)		3h	0h	Setting prohibited	
PHYSICAL_LANE_NUM [1:0]		[4:0]		1h	2Lane	
FTTT SICAL_LANL_NOW [T.0]		[1:0]		2h	Setting prohibited	
				3h	4Lane	
CSI_LANE_MODE [1:0]				0h	Setting prohibited	
	7Fh	[1:0]	3h	1h	2Lane	
	(337Fh)	[1:0]	311	2h	Setting prohibited	
				3h	4Lane	

The formats of RAW12 and RAW10 are shown below.



→ RAW12 Format

→ RAW10 Format

The Example of Format of RAW12 / RAW10


The each formal of 2 Lane and 4 Lane are shown below.

a) 2 Lane-RAW12 Sensor DMOPA/DMOMA P0 P1 P2 P3 DMOPB/DMOMB РΗ b) 2 Lane-RAW10 Sensor DMOPA/DMOMA P0 [9:2] P2 [9:2] P5 [9:2] P0 P2 P3 РΗ P7 [9:2] DMOPB/DMOMB P3 [9:2] РΗ c) 4 Lane-RAW12 Sensor DMOPA/DMOMA P1 P2 P3 P0 ΡН DMOPB/DMOMB PH DMOPC/DMOMC РΗ DMOPD/DMOMD РΗ d) 4 Lane-RAW10 Sensor DMOPA/DMOMA P0 P1 P2 P3 PH DMOPB/DMOMB P17 [9:2] PH DMOPC/DMOMC P2 [9:2] P5 [9:2] P15 [9:2] РΗ [9:2] DMOPD/DMOMD РΗ

2 Lane / 4 Lane Output Format

MIPI Transmitter

Output pins (DMO1P, DMO1N, DMO2P, DMO2N, DMO3P, DMO3N, DMO4P, DMO4N, DMCKP, DMCKN) are described in this section.




Relationship between Pin Name and MIPI Output Lane

The pixel signals are output by the CSI-2 High-speed serial interface. See the MIPI Standard

- MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) Version 1.01.00
- MIPI Alliance Specification for D-PHY Version 1.00.00

The CSI-2 transfers one bit with a pair of differential signals. The transmitter outputs differential current signal after converting pixel signals to it. Insert external resistance in differential pair in a series or use cells with a built-in resistance on the Receiver side. When inserting an external resistor, as close as possible to the Receiver. The differential signals maintain a constant interval and reach the receiver with the shortest wiring length possible to avoid malfunction. The maximum bit rate of each Lane are 742.5 Mbps / Lane.



Universal Lane Module Functions




Output Pin Bit Width Selection

The output pin width can be selected from 10-bit or 12-bit output using the register ODBIT. When low-voltage LVDS serial output, continuous data is output MSB first by 10-bit and 12-bit output setting respectively. 10-bits sync code are output when ODBIT = 0 (10-bit output), and 12-bit sync codes are output when ODBIT = 1 (12-bit output).

Output Pin Bit Width Selection Setting Register


Register	Register details (Chip ID = 02h)			Initial	
name	Register	Address (): I ² C	bit	value	Setting value
ODBIT	_	44h (3044h)	[0]	0h	0: 10 bit 1: 12 bit

ODBIT = 0 (Low voltage LVDS serial 10 bit output)



Example of Data format in low-voltage LVDS serial 10-bit output

ODBIT = 1 (Low voltage LVDS serial 12 bit output)



Example of Data format in low-voltage LVDS serial 12-bit output

Number of Internal A/D Conversion Bits Setting

The number of internal A/D conversion bits can be selected from 10 bits or 12 bits by the register ADBIT. See the section of "Operating Modes" for the correspondence with each mode.

List of Bit Width Selection

Dogistor	Register de	tails Chip ID = 02			
Register name	Register	Address (): I ² C	bit	Initial value	Setting value
ADBIT	_	05h (3005h)	[0]	1h	0: 10 bit 1: 12 bit



Output Rate Setting

The sensor output rate is determined uniformly by the sensor operating mode and the output format. See the section of "Operating Modes" for the relationship between each setting and the frame rate, data rate and data bit rate. The registers related to mode setting are shown in the table below.

Related Registers for Setting Operation Mode

	Register de	etails (Chip ID	= 02h)	Initial	
Register name	Register	Address (): I ² C	bit	value	Setting value
FRSEL [1:0]		09h (3009h)	[1:0]	1h	0: 120 frame/s 1: 60 frame/s 2: 30 frame/s 3: Setting prohibited

Output Signal Range

Low voltage LVDS serial

The sensor output has either a 10-bit or 12-bit gradation, but output is not performed over the full range, and the maximum output value is the (3FFh - 1) value (10-bit output) and the (FFFh - 1) one (12-bit output). In addition, the minimum value is 001h. The output range for each output gradation is shown in the table below. See the item of "Sync Codes" in the section of "Operating Modes" for the sync codes.

Output Gradation and Output Range

Output gradation	Output Value				
Output gradation	Min.	Max.			
10 bit	001h	3FEh			
12 bit	001h	FFEh			

CSI-2 serial

The sensor output has either a 10-bit or 12-bit gradation, and the maximum output value is the 3FFh value (10-bit output) and the FFFh one (12-bit output). In addition, the minimum value is 000h. The output range for each output gradation is shown in the table below.

Output Gradation and Output Range

Outrout and dation	Output Value		
Output gradation	Min.	Max.	
10 bit	000h	3FFh	
12 bit	000h	FFFh	

INCK Setting

The available operation mode varies according to INCK frequency. Input either 37.125 MHz or 74.25 MHz for INCK frequency. The INCK setting register and the list of INCK setting are shown in the table below.

INCK Setting Register


	Register details (Chip ID = 02h)			Initial	INCK			
Register name	Register	Address	bit	value	37.125 [MHz]		74.25 [MHz]	
	Register	(): I ² C	: I ² C		10 bit	12 bit	10 bit	12 bit
INCKSEL1	_	5Ch (305Ch)	[7:0]	18h	28h	18h	28h	18h
INCKSEL2	_	5Dh (305Dh)	[7:0]	10h	00)h	10)h
INCKSEL3	_	5Eh (305Eh)	[7:0]	20h	20h 20h)h	
INCKSEL4	_	5Fh (305Fh)	[7:0]	10h	00h 10h)h	

Register Hold Setting

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD. Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register. In case of communicate to REGHOLD register only, communication period will be 5H and communication prohibited period will be 2H.

Register Hold Setting Register

Pogistor	Register details (Chip ID = 02h)			Initial	
Register name	Register	Address (): I ² C	bit	value	Setting value
REGHOLD		01h (3001h)	[0]	0h	0: Invalid 1: Valid (Register hold)



Register Hold Setting



Software Reset (Low voltage LVDS serial only)


This function is prohibited in CSI-2 output mode.

Software reset can be performed by register setting using the register SW_RESET.

Sensor reset is performed by setting SW_RESET = 1. However, the communication to continuous address cannot use. The registers become initial state and standby 500 ns after setting SW_RESET = 1. The SW_RESET signal returns to "0" automatically. DLOPA-H / DLOMA-H / DLCKP / DLCKM pins will become standby state of Hi-Z. The XVS and XHS output High in master mode. Input High to the XVS and XHS before setting SW_RESET = 1 in slave mode. Follow the sequence in the item of "Standby Mode" to perform register initial setting and standby cancel from standby state.

Software Reset Register Setting

Pogistor	Register details (Chip ID = 02h)					
Register name	Register	Address (): I ² C	bit	Initial value	Setting value	
SW_RESET	_	03h (3003h)	[0]	0h	0: Normal Operation 1: Reset	



Software Reset

Mode Transitions

When changing the operating mode during sensor drive operation, set via sensor standby. However, these transitions that described below can be transitions without standby.

- ◆ Change the number of vertical lines (In sensor master mode, change the VMAX. In sensor slave mode, change the period of XVS input.)
- ◆ Horizontal and vertical scan direction. (When the vertical scan direction is changed, an invalid frame generates during transition.)
- ◆ Change the HCG mode and LCG mode.

When changing input INCK frequency (register INCKSEL1, INCKSEL2, INCKSEL3, and INCKSEL4 change) or when operating mode transition that changes output bit width (register ODBIT) or output format (register OPORTSEL [3:0]), always start the operation via sensor standby after changing mode during standby following the standby cancel sequence.


When changing input INCK frequency, care should be taken not to be input pulses whose width are shorter than the High / Low level width in front and behind of the INCK pulse at the frequency change. If the pulses above generate at the frequency change, change INCK frequency during system reset in the state of XCLR = Low, and then perform system clear in the state of XCLR = High following the item of "Power on sequence" in the section of "Power on / off sequence". Execute initial setting again because the register settings become default state after system clear.

Power-on and Power-off Sequence

Power-on sequence

1. Turn On the power supplies so that the power supplies rise in order of 1.2 V power supply (DVDD) \rightarrow 1.8 V power supply (OVDD) \rightarrow 3.3 V power supply (AVDD). In addition, all power supplies should finish rising within 200 ms.

- 2. Start master clock (INCK) input after turning On the power supplies.
- 3. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.) In addition, hold XCE to High level during this period. Rise XCE after 1.8 V power supply (OVDD).
- 4. The system clear is applied by setting XCLR to High level. However, the maser clock needs to stabilize before setting the XCLR pin to High level.
- Make the sensor setting by register communication after the system clear. A period of 20 μs or more should be provided after setting XCLR High before inputting the communication enable signal XCE. In I²C communication, XCE is fixed to High.




Power-on Sequence

Item	Symbol	Min.	Max.	Unit
1.2 V power supply rising → 1.8 V power supply rising	T0	0	_	ns
1.8 V power supply rising → 3.3 V power supply rising	T1	0	_	ns
Rising time of all power supply	T2	_	200	ms
INCK active → Clear OFF	T _{LOW}	500	_	ns
Clear OFF → Communication start	T _{XCE}	20	_	μs
Standby OFF (communication) → External input XHS,XVS (slave mode only)	T _{SYNC}	20	_	ms

Power-off sequence

Turn Off the power supplies so that the power supplies fall in order of 3.3 V power supply $(\text{AV}_{DD}) \rightarrow 1.8 \text{ V}$ power supply $(\text{OV}_{DD}) \rightarrow 1.2 \text{ V}$ power supply (DV_{DD}) . In addition, all power supplies should falling within 200 ms. Set each digital input pin (INCK, XCE, SCK, SDI, XCLR, XMASTER, OMODE, XVS, XHS) to 0 V before the 1.8 V power supply (OV_{DD}) falls.



Power-off Sequence

Item	Symbol	Min.	Max.	Unit
Standby ON (communication) → LP11 mode start	T _{STB}	Unti	I FE	_
LP00 → XCLR falling	T _{CLR}	128		cycle
3.3 V power shut down → 1.8 V power shut down	T4	0	_	ns
1.8 V power shut down → 1.2 V power shut down	T5	0	_	ns
Shut down time of all power supply	T6	_	200	ms

Sensor Setting Flow


Setting Flow in Sensor Slave Mode

The figure below shows operating flow in sensor slave mode.

For details of "Power-on" to "Reset cancel", see the item of "Power-on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation".



Sensor Setting Flow (Sensor Slave Mode)

Setting Flow in Sensor Master Mode


The figure below shows operating flow in sensor master mode.

For details of "Power-on" to "Reset cancel", see the item of "Power on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".

In master mode, "Master mode start" by setting register XMSTA to "0" after "Waiting for internal regulator stabilization"

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation". This time, set "master mode stop" by setting XMSTA to "1".




Sensor Setting Flow (Sensor Master Mode)

SONY


Peripheral Circuit


Power Pin




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.


Output Pin






IO Pin





•4-wire serial communication



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

Spot Pixel Specifications


(AV_{DD} = 3.3 V, OV_{DD} = 1.8 V, DV_{DD} = 1.2 V, Tj = 60 °C, 30 frame/s, Gain: 0 dB, LCG mode)

		Maximu	Maximum distorted pixels in each zone					
Type of distortion	Level	II'	Effective OB	III	Ineffective OB	method	Remarks	
Black or white	30 % ≤ D	15 N		No evaluation		1		
pixels at high light	30 % <u><</u> D	13	criteria applied			ı	_	
White pixels	5.C m// . D	20	20	No evaluation			1/20 a atama wa	
in the dark	5.6 mV <u><</u> D	20	00	criteria	applied	2	1/30 s storage	
Black pixels at	D . 060 mV	0	N	No evaluatio	n	2		
signal saturated	D <u><</u> 968 mV	0	criteria applied		3	_		

Note) 1. Zone is specified based on all-pixel drive mode

- 2. D Spot pixel level
- 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.

Zone Definition



Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".) Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards. Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products. Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

[For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

Example of Annual Number of Occurrence

White Pixel Level (in case of integration time = $1/30 \text{ s}$) (Tj = $60 ^{\circ}\text{C} / \text{LCG mode}$)	Annual number of occurrence
5.6 mV or higher	27 pcs
10.0 mV or higher	15 pcs
24.0 mV or higher	6 pcs
50.0 mV or higher	3 pcs
72.0 mV or higher	2 pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

For Your Reference:

The annual number of White Pixels occurrence at an altitude of 3,000 meters is from 5 to 10 times more than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the annual number of White Pixels occurrence in such areas approximately doubles when compared with that in Tokyo.

Material_No.03-0.0.8


Measurement Method for Spot Pixels

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

1. Black or white pixels at high light

After adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is 1175 mV, measure the local dip point (black pixel at high light, V_{IB}) and peak point (white pixel at high light, V_{IK}) in the Gr / Gb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.

Spot pixel level D = ((ViB or Vik) / Average value of Vi) x 100 [%]



Signal output waveform of R / G / B channel

2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.



Signal output waveform of R / G / B channel

Spot Pixel Pattern Specification

White Pixel, Black Pixel and Bright Pixel are judged from the pattern whether they are allowed or rejected, and counted.


List of White Pixel, Black Pixel and Bright Pixel Pattern

No.	Pattern R G G B	It provides by color filter array described in the left.	White pixel Black pixel Bright pixel
1		Same color	Rejected
2		Same color	Rejected

Note)

- 1." " shows the position of white pixel, black pixel and bright pixel. White pixel, black pixel and bright pixel are specified separately according the pattern. (Example: If a black pixel and a white pixel is in the pattern No.1 respectively, they are not judged to be rejected.)
- 2. When one or more spot pixels indicated "Rejected" is selected and removed.
- 3. Spot pixels other than described in the table above are all counted including the number of allowable spot pixels by zone.

Marking



Note: Following characters enter into "Y", and "Z". (No Au coat) Y: In English upper case character, One character Z: Number, single number

DRAWING No. AM-B385LQR(2D)

Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (- 6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



(2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 72 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125 °C for 24 h.

(3) Others

- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) After the reflow, the paste residue of protective tape may remain around the seal glass. (The paste residue of protective tape should be ignored except remarkable one.)
- (c) Note that X-ray inspection may damage characteristics of the sensor.


5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

Material_No.14-0.0.6

Package Outline

(Unit: mm)



List of Trademark Logos and Definition Statements



* Exmor is a trademark of Sony Corporation. The Exmor is a version of Sony's high performance CMOS image sensor with high-speed processing, low noise and low power dissipation by using column-parallel A/D conversion.

Revision History

Date of change	Revision	Page	Contain of Change	
6-Apr-15	0.1	-	First edition	
·		35	Added: 3007h: Reflection timing	
		43, 55, 56, 62, 63	Deleted: CID = 03h, Address = 67h	
		43	Added: CID = 03h, Address = 10h CID = 03h, Address = EDh	
24-Jul-15	0.2	67	Correction: Pin name of Drive Timing Chart	
24-301-13	0.2	77	Correction: Integration time at SHS1=2 of Example of Integration Time Setting	
		33, 36, 72	Deleted: ** Comment Added: CID = 02h, Address = 14h, 15h: GAIN Comment of Reflection timing in Description CID = 02h, Address = 16h: GAINDLY Changed; The image of Gain Reflection Timing	
		AII	Added: TBD values CSI-2 2 lane 60 / 50 frame / s 10 bit mode Changed: Fixed values of registers Update: Package Outline	
14-Apr-16	E16408	48	Correction: Data rate of CSI-2 4 lane	
		71	Correction; The value of XHSLNG=3, 185.625 [Mbps / ch]	
		100	Added: Marking	
		103	Update: Package Outline	